Abstract
This article presents a discrete cosine transform (DCT) processor for high definition television (HDTV) by using an extended version of DSP Silicon Compiler. The extension is mainly concerned with module generation functions. A matrix-vector product module composed of multiply-accumulators (MACs) is newly added to the silicon compiler. The compiler accomplishes placement of leaf-cells and routing between the cells, referring to a prototype layout for the MAC. The prototype, which consists of a Booth multiplier and a carry look ahead adder, is carefully designed to attain high operation speed. The processor developed by the silicon compiler carries out 8×8 DCT and its inverse transform (IDCT). In order to evaluate the newly extended functions in the compiler, the architecture employed for the processor is based on the matrix-vector product method. By using DSP Silicon Compiler and 0.8 μm triple metal CMOS technology, the DCT processor is easily implemented with error-free environment and achieves a 50MHz data rate, which meets Japanese HDTV base line signal processing. The chip is implemented on a 12.80×12.57 mm2 area.
Original language | English |
---|---|
Pages (from-to) | 151-158 |
Number of pages | 8 |
Journal | Journal of VLSI Signal Processing |
Volume | 5 |
Issue number | 2-3 |
DOIs | |
Publication status | Published - 1993 Apr |
Externally published | Yes |
ASJC Scopus subject areas
- Signal Processing
- Information Systems
- Electrical and Electronic Engineering