DCT/IDCT processor for HDTV developed with dsp silicon compiler

Takashi Miyazaki*, Takao Nishitani, Masato Edahiro, Ikuko Ono, Kaoru Mitsuhashi

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

16 Citations (Scopus)


This article presents a discrete cosine transform (DCT) processor for high definition television (HDTV) by using an extended version of DSP Silicon Compiler. The extension is mainly concerned with module generation functions. A matrix-vector product module composed of multiply-accumulators (MACs) is newly added to the silicon compiler. The compiler accomplishes placement of leaf-cells and routing between the cells, referring to a prototype layout for the MAC. The prototype, which consists of a Booth multiplier and a carry look ahead adder, is carefully designed to attain high operation speed. The processor developed by the silicon compiler carries out 8×8 DCT and its inverse transform (IDCT). In order to evaluate the newly extended functions in the compiler, the architecture employed for the processor is based on the matrix-vector product method. By using DSP Silicon Compiler and 0.8 μm triple metal CMOS technology, the DCT processor is easily implemented with error-free environment and achieves a 50MHz data rate, which meets Japanese HDTV base line signal processing. The chip is implemented on a 12.80×12.57 mm2 area.

Original languageEnglish
Pages (from-to)151-158
Number of pages8
JournalJournal of VLSI Signal Processing
Issue number2-3
Publication statusPublished - 1993 Apr
Externally publishedYes

ASJC Scopus subject areas

  • Signal Processing
  • Information Systems
  • Electrical and Electronic Engineering


Dive into the research topics of 'DCT/IDCT processor for HDTV developed with dsp silicon compiler'. Together they form a unique fingerprint.

Cite this