Deep submicron field isolation with buried insulator between polysilicon electrodes (BIPS)

Masahiro Shimizu, Masahide Inuishi, Katsuhiro Tsukamoto, Hideaki Arima, Hirokazu Miyoshi

Research output: Contribution to journalArticle

Abstract

A novel isolation structure which has a buried insulator between polysilicon electrodes (BIPS) has been developed. The BIPS isolation employs the refilling CVD-oxides in openings between polysilicon electrodes by photoresist etchback process. Device characteristics and parasitic effects of BIPS isolation have been compared with that of LOCOS isolation. Using BIPS isolation, we can almost suppress the narrow-channel effects and achieve the deep submicron isolation. No degradation on the subthreshold decay of devices with BIPS isolation can be obtained. The use of BIPS isolation technology yields a DRAM cell of small area. The successful fabrication of deep submicron devices with BIPS isolation clearly demonstrates that this technology has superior ability to overcome the LOCOS isolation.

Original languageEnglish
Pages (from-to)1369-1375
Number of pages7
JournalIEICE Transactions on Electronics
VolumeE77-C
Issue number8
Publication statusPublished - 1994 Aug
Externally publishedYes

Fingerprint

Polysilicon
Electrodes
Dynamic random access storage
Photoresists
Oxides
Chemical vapor deposition
Fabrication
Degradation

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Deep submicron field isolation with buried insulator between polysilicon electrodes (BIPS). / Shimizu, Masahiro; Inuishi, Masahide; Tsukamoto, Katsuhiro; Arima, Hideaki; Miyoshi, Hirokazu.

In: IEICE Transactions on Electronics, Vol. E77-C, No. 8, 08.1994, p. 1369-1375.

Research output: Contribution to journalArticle

Shimizu, M, Inuishi, M, Tsukamoto, K, Arima, H & Miyoshi, H 1994, 'Deep submicron field isolation with buried insulator between polysilicon electrodes (BIPS)', IEICE Transactions on Electronics, vol. E77-C, no. 8, pp. 1369-1375.
Shimizu, Masahiro ; Inuishi, Masahide ; Tsukamoto, Katsuhiro ; Arima, Hideaki ; Miyoshi, Hirokazu. / Deep submicron field isolation with buried insulator between polysilicon electrodes (BIPS). In: IEICE Transactions on Electronics. 1994 ; Vol. E77-C, No. 8. pp. 1369-1375.
@article{0a8c4e82d497460fb598627a2d5531cd,
title = "Deep submicron field isolation with buried insulator between polysilicon electrodes (BIPS)",
abstract = "A novel isolation structure which has a buried insulator between polysilicon electrodes (BIPS) has been developed. The BIPS isolation employs the refilling CVD-oxides in openings between polysilicon electrodes by photoresist etchback process. Device characteristics and parasitic effects of BIPS isolation have been compared with that of LOCOS isolation. Using BIPS isolation, we can almost suppress the narrow-channel effects and achieve the deep submicron isolation. No degradation on the subthreshold decay of devices with BIPS isolation can be obtained. The use of BIPS isolation technology yields a DRAM cell of small area. The successful fabrication of deep submicron devices with BIPS isolation clearly demonstrates that this technology has superior ability to overcome the LOCOS isolation.",
author = "Masahiro Shimizu and Masahide Inuishi and Katsuhiro Tsukamoto and Hideaki Arima and Hirokazu Miyoshi",
year = "1994",
month = "8",
language = "English",
volume = "E77-C",
pages = "1369--1375",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "8",

}

TY - JOUR

T1 - Deep submicron field isolation with buried insulator between polysilicon electrodes (BIPS)

AU - Shimizu, Masahiro

AU - Inuishi, Masahide

AU - Tsukamoto, Katsuhiro

AU - Arima, Hideaki

AU - Miyoshi, Hirokazu

PY - 1994/8

Y1 - 1994/8

N2 - A novel isolation structure which has a buried insulator between polysilicon electrodes (BIPS) has been developed. The BIPS isolation employs the refilling CVD-oxides in openings between polysilicon electrodes by photoresist etchback process. Device characteristics and parasitic effects of BIPS isolation have been compared with that of LOCOS isolation. Using BIPS isolation, we can almost suppress the narrow-channel effects and achieve the deep submicron isolation. No degradation on the subthreshold decay of devices with BIPS isolation can be obtained. The use of BIPS isolation technology yields a DRAM cell of small area. The successful fabrication of deep submicron devices with BIPS isolation clearly demonstrates that this technology has superior ability to overcome the LOCOS isolation.

AB - A novel isolation structure which has a buried insulator between polysilicon electrodes (BIPS) has been developed. The BIPS isolation employs the refilling CVD-oxides in openings between polysilicon electrodes by photoresist etchback process. Device characteristics and parasitic effects of BIPS isolation have been compared with that of LOCOS isolation. Using BIPS isolation, we can almost suppress the narrow-channel effects and achieve the deep submicron isolation. No degradation on the subthreshold decay of devices with BIPS isolation can be obtained. The use of BIPS isolation technology yields a DRAM cell of small area. The successful fabrication of deep submicron devices with BIPS isolation clearly demonstrates that this technology has superior ability to overcome the LOCOS isolation.

UR - http://www.scopus.com/inward/record.url?scp=0028482396&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028482396&partnerID=8YFLogxK

M3 - Article

VL - E77-C

SP - 1369

EP - 1375

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 8

ER -