Delay-driven layer assignment in global routing under multi-tier interconnect structure

Jianchang Ao, Sheqin Dong, Song Chen, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

10 Citations (Scopus)

Abstract

A multilayer routing system usually adopts multiple interconnect configuration with different wire sizes and thicknesses. Since thicker layers of metal lead to fatter wires with smaller resistance, the layer assignment of nets has a large impact on the interconnect delay. However, such layer dependent characteristics have been ignored by most of the state-of-the-art academic layer assignment methods. To remedy this deficiency, this work studies a more effective layer assignment problem under such multi-tier interconnect structure, which arises during 3D global routing and focuses on minimizing both delays and via count. This work presents a two-stage algorithm to solve the problem, which first minimizes the total delay and via count simultaneously by dynamic programming and negotiation technique, and then further minimizes the maximum delay carefully while not increasing the via count. The experimental results on ICCAD09 benchmarks show that the proposed algorithm can significantly reduce the total delay and maximum delay while still keeping roughly the same via count, compared with the state-of-the-art via count minimization layer assignment method NVM.

Original languageEnglish
Title of host publicationProceedings of the International Symposium on Physical Design
Pages101-107
Number of pages7
DOIs
Publication statusPublished - 2013 Mar 24
Event2013 ACM International Symposium on Physical Design, ISPD 2013 - Stateline, NV
Duration: 2013 Mar 242013 Mar 27

Other

Other2013 ACM International Symposium on Physical Design, ISPD 2013
CityStateline, NV
Period13/3/2413/3/27

Fingerprint

Wire
Oils and fats
Dynamic programming
Multilayers
Metals

Keywords

  • Delay optimization
  • Global routing
  • Layer assignment
  • Multi-tier interconnect structure
  • Via minimization

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Ao, J., Dong, S., Chen, S., & Goto, S. (2013). Delay-driven layer assignment in global routing under multi-tier interconnect structure. In Proceedings of the International Symposium on Physical Design (pp. 101-107) https://doi.org/10.1145/2451916.2451942

Delay-driven layer assignment in global routing under multi-tier interconnect structure. / Ao, Jianchang; Dong, Sheqin; Chen, Song; Goto, Satoshi.

Proceedings of the International Symposium on Physical Design. 2013. p. 101-107.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ao, J, Dong, S, Chen, S & Goto, S 2013, Delay-driven layer assignment in global routing under multi-tier interconnect structure. in Proceedings of the International Symposium on Physical Design. pp. 101-107, 2013 ACM International Symposium on Physical Design, ISPD 2013, Stateline, NV, 13/3/24. https://doi.org/10.1145/2451916.2451942
Ao J, Dong S, Chen S, Goto S. Delay-driven layer assignment in global routing under multi-tier interconnect structure. In Proceedings of the International Symposium on Physical Design. 2013. p. 101-107 https://doi.org/10.1145/2451916.2451942
Ao, Jianchang ; Dong, Sheqin ; Chen, Song ; Goto, Satoshi. / Delay-driven layer assignment in global routing under multi-tier interconnect structure. Proceedings of the International Symposium on Physical Design. 2013. pp. 101-107
@inproceedings{0fd07f89dbb4466e9532b43fc18dfefd,
title = "Delay-driven layer assignment in global routing under multi-tier interconnect structure",
abstract = "A multilayer routing system usually adopts multiple interconnect configuration with different wire sizes and thicknesses. Since thicker layers of metal lead to fatter wires with smaller resistance, the layer assignment of nets has a large impact on the interconnect delay. However, such layer dependent characteristics have been ignored by most of the state-of-the-art academic layer assignment methods. To remedy this deficiency, this work studies a more effective layer assignment problem under such multi-tier interconnect structure, which arises during 3D global routing and focuses on minimizing both delays and via count. This work presents a two-stage algorithm to solve the problem, which first minimizes the total delay and via count simultaneously by dynamic programming and negotiation technique, and then further minimizes the maximum delay carefully while not increasing the via count. The experimental results on ICCAD09 benchmarks show that the proposed algorithm can significantly reduce the total delay and maximum delay while still keeping roughly the same via count, compared with the state-of-the-art via count minimization layer assignment method NVM.",
keywords = "Delay optimization, Global routing, Layer assignment, Multi-tier interconnect structure, Via minimization",
author = "Jianchang Ao and Sheqin Dong and Song Chen and Satoshi Goto",
year = "2013",
month = "3",
day = "24",
doi = "10.1145/2451916.2451942",
language = "English",
isbn = "9781450318679",
pages = "101--107",
booktitle = "Proceedings of the International Symposium on Physical Design",

}

TY - GEN

T1 - Delay-driven layer assignment in global routing under multi-tier interconnect structure

AU - Ao, Jianchang

AU - Dong, Sheqin

AU - Chen, Song

AU - Goto, Satoshi

PY - 2013/3/24

Y1 - 2013/3/24

N2 - A multilayer routing system usually adopts multiple interconnect configuration with different wire sizes and thicknesses. Since thicker layers of metal lead to fatter wires with smaller resistance, the layer assignment of nets has a large impact on the interconnect delay. However, such layer dependent characteristics have been ignored by most of the state-of-the-art academic layer assignment methods. To remedy this deficiency, this work studies a more effective layer assignment problem under such multi-tier interconnect structure, which arises during 3D global routing and focuses on minimizing both delays and via count. This work presents a two-stage algorithm to solve the problem, which first minimizes the total delay and via count simultaneously by dynamic programming and negotiation technique, and then further minimizes the maximum delay carefully while not increasing the via count. The experimental results on ICCAD09 benchmarks show that the proposed algorithm can significantly reduce the total delay and maximum delay while still keeping roughly the same via count, compared with the state-of-the-art via count minimization layer assignment method NVM.

AB - A multilayer routing system usually adopts multiple interconnect configuration with different wire sizes and thicknesses. Since thicker layers of metal lead to fatter wires with smaller resistance, the layer assignment of nets has a large impact on the interconnect delay. However, such layer dependent characteristics have been ignored by most of the state-of-the-art academic layer assignment methods. To remedy this deficiency, this work studies a more effective layer assignment problem under such multi-tier interconnect structure, which arises during 3D global routing and focuses on minimizing both delays and via count. This work presents a two-stage algorithm to solve the problem, which first minimizes the total delay and via count simultaneously by dynamic programming and negotiation technique, and then further minimizes the maximum delay carefully while not increasing the via count. The experimental results on ICCAD09 benchmarks show that the proposed algorithm can significantly reduce the total delay and maximum delay while still keeping roughly the same via count, compared with the state-of-the-art via count minimization layer assignment method NVM.

KW - Delay optimization

KW - Global routing

KW - Layer assignment

KW - Multi-tier interconnect structure

KW - Via minimization

UR - http://www.scopus.com/inward/record.url?scp=84875819396&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84875819396&partnerID=8YFLogxK

U2 - 10.1145/2451916.2451942

DO - 10.1145/2451916.2451942

M3 - Conference contribution

SN - 9781450318679

SP - 101

EP - 107

BT - Proceedings of the International Symposium on Physical Design

ER -