Design methodology of embedded DRAM with virtual-socket architecture

Tadaaki Yamauchi, Mitsuya Kinoshita, Teruhiko Amano, Katsumi Dosaka, Kazutami Arimoto, Hideyuki Ozaki, Michihiro Yamada, Tsutomu Yoshihara

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

This paper proposes the virtual-socket architecture in order to reduce the design turn-around time (TAT) of the embedded DRAM. The required memory density and the function of the embedded DRAM are system dependent. In the conventional design, the DRAM control circuitry with the DRAM memory array is handled as a hardware macro, resulting in the increase in design TAT. On the other hand, our proposed architecture provides the DRAM control circuitry as a software macro to take advantage of the automated tools based on synchronous circuit design. With array-generator technology, this architecture can achieve high quality and quick turn-around time (QTAT) of flexible embedded DRAM that is almost the same as the CMOS ASIC. We applied this virtual-socket architecture to the development of the 64-Mb synchronous DRAM core using 0.18-μm design rule and confirmed the high-speed operation, 166 MHz at CAS latency of two, and 180 MHz at that of three. The experimental results show that our proposed architecture can be applied to the development of the high-performance embedded DRAM with design QTAT.

Original languageEnglish
Pages (from-to)46-54
Number of pages9
JournalIEEE Journal of Solid-State Circuits
Volume36
Issue number1
DOIs
Publication statusPublished - 2001 Jan
Externally publishedYes

Fingerprint

Dynamic random access storage
Turnaround time
Macros
Data storage equipment
Application specific integrated circuits
Computer hardware
Networks (circuits)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Yamauchi, T., Kinoshita, M., Amano, T., Dosaka, K., Arimoto, K., Ozaki, H., ... Yoshihara, T. (2001). Design methodology of embedded DRAM with virtual-socket architecture. IEEE Journal of Solid-State Circuits, 36(1), 46-54. https://doi.org/10.1109/4.896228

Design methodology of embedded DRAM with virtual-socket architecture. / Yamauchi, Tadaaki; Kinoshita, Mitsuya; Amano, Teruhiko; Dosaka, Katsumi; Arimoto, Kazutami; Ozaki, Hideyuki; Yamada, Michihiro; Yoshihara, Tsutomu.

In: IEEE Journal of Solid-State Circuits, Vol. 36, No. 1, 01.2001, p. 46-54.

Research output: Contribution to journalArticle

Yamauchi, T, Kinoshita, M, Amano, T, Dosaka, K, Arimoto, K, Ozaki, H, Yamada, M & Yoshihara, T 2001, 'Design methodology of embedded DRAM with virtual-socket architecture', IEEE Journal of Solid-State Circuits, vol. 36, no. 1, pp. 46-54. https://doi.org/10.1109/4.896228
Yamauchi T, Kinoshita M, Amano T, Dosaka K, Arimoto K, Ozaki H et al. Design methodology of embedded DRAM with virtual-socket architecture. IEEE Journal of Solid-State Circuits. 2001 Jan;36(1):46-54. https://doi.org/10.1109/4.896228
Yamauchi, Tadaaki ; Kinoshita, Mitsuya ; Amano, Teruhiko ; Dosaka, Katsumi ; Arimoto, Kazutami ; Ozaki, Hideyuki ; Yamada, Michihiro ; Yoshihara, Tsutomu. / Design methodology of embedded DRAM with virtual-socket architecture. In: IEEE Journal of Solid-State Circuits. 2001 ; Vol. 36, No. 1. pp. 46-54.
@article{abb0d2c5eb634ad6b3e0ab523576ef21,
title = "Design methodology of embedded DRAM with virtual-socket architecture",
abstract = "This paper proposes the virtual-socket architecture in order to reduce the design turn-around time (TAT) of the embedded DRAM. The required memory density and the function of the embedded DRAM are system dependent. In the conventional design, the DRAM control circuitry with the DRAM memory array is handled as a hardware macro, resulting in the increase in design TAT. On the other hand, our proposed architecture provides the DRAM control circuitry as a software macro to take advantage of the automated tools based on synchronous circuit design. With array-generator technology, this architecture can achieve high quality and quick turn-around time (QTAT) of flexible embedded DRAM that is almost the same as the CMOS ASIC. We applied this virtual-socket architecture to the development of the 64-Mb synchronous DRAM core using 0.18-μm design rule and confirmed the high-speed operation, 166 MHz at CAS latency of two, and 180 MHz at that of three. The experimental results show that our proposed architecture can be applied to the development of the high-performance embedded DRAM with design QTAT.",
author = "Tadaaki Yamauchi and Mitsuya Kinoshita and Teruhiko Amano and Katsumi Dosaka and Kazutami Arimoto and Hideyuki Ozaki and Michihiro Yamada and Tsutomu Yoshihara",
year = "2001",
month = "1",
doi = "10.1109/4.896228",
language = "English",
volume = "36",
pages = "46--54",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

TY - JOUR

T1 - Design methodology of embedded DRAM with virtual-socket architecture

AU - Yamauchi, Tadaaki

AU - Kinoshita, Mitsuya

AU - Amano, Teruhiko

AU - Dosaka, Katsumi

AU - Arimoto, Kazutami

AU - Ozaki, Hideyuki

AU - Yamada, Michihiro

AU - Yoshihara, Tsutomu

PY - 2001/1

Y1 - 2001/1

N2 - This paper proposes the virtual-socket architecture in order to reduce the design turn-around time (TAT) of the embedded DRAM. The required memory density and the function of the embedded DRAM are system dependent. In the conventional design, the DRAM control circuitry with the DRAM memory array is handled as a hardware macro, resulting in the increase in design TAT. On the other hand, our proposed architecture provides the DRAM control circuitry as a software macro to take advantage of the automated tools based on synchronous circuit design. With array-generator technology, this architecture can achieve high quality and quick turn-around time (QTAT) of flexible embedded DRAM that is almost the same as the CMOS ASIC. We applied this virtual-socket architecture to the development of the 64-Mb synchronous DRAM core using 0.18-μm design rule and confirmed the high-speed operation, 166 MHz at CAS latency of two, and 180 MHz at that of three. The experimental results show that our proposed architecture can be applied to the development of the high-performance embedded DRAM with design QTAT.

AB - This paper proposes the virtual-socket architecture in order to reduce the design turn-around time (TAT) of the embedded DRAM. The required memory density and the function of the embedded DRAM are system dependent. In the conventional design, the DRAM control circuitry with the DRAM memory array is handled as a hardware macro, resulting in the increase in design TAT. On the other hand, our proposed architecture provides the DRAM control circuitry as a software macro to take advantage of the automated tools based on synchronous circuit design. With array-generator technology, this architecture can achieve high quality and quick turn-around time (QTAT) of flexible embedded DRAM that is almost the same as the CMOS ASIC. We applied this virtual-socket architecture to the development of the 64-Mb synchronous DRAM core using 0.18-μm design rule and confirmed the high-speed operation, 166 MHz at CAS latency of two, and 180 MHz at that of three. The experimental results show that our proposed architecture can be applied to the development of the high-performance embedded DRAM with design QTAT.

UR - http://www.scopus.com/inward/record.url?scp=0035111640&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0035111640&partnerID=8YFLogxK

U2 - 10.1109/4.896228

DO - 10.1109/4.896228

M3 - Article

AN - SCOPUS:0035111640

VL - 36

SP - 46

EP - 54

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 1

ER -