Design of a 128-mb SOI DRAM using the floating body cell (FBC)

T. Ohsawa, K. Fujita, K. Hatsuda, T. Higashi, T. Shino, Y. Minami, H. Nakajima, M. Morikado, K. Inoh, T. Hamamoto, S. Watanabe, S. Fujii, T. Furuyama

Research output: Contribution to journalArticle

10 Citations (Scopus)

Abstract

A 128-Mb SOI DRAM has been developed featuring the floating body cell (FBC). To keep the cell data state from being degraded by the word-line (WL) disturb due to the charge pumping and to reduce the refresh busy rate, a sense amplifier (S/A) is arranged for every bit-line (BL) and replenishes data "1" cells' bodies with holes which are lost by the disturb in every read and write cycle. The power is reduced by operating the S/As asymmetrically between the selected and the unselected thanks to that the number of holes to be replenished in the unselected S/As for charge pumping is two order of magnitude smaller than that required for writing the data "1". The multi-pair averaging of dummy cells generates a very accurate reference current for distinguishing the data "1" and "0" and a Monte Carlo simulation shows that it achieves a sensing scheme robust enough to realize all good parts of the DRAM with a reasonable amount of redundancy. The cell's feature of quasi-nondestructive read-out is also advantageous for making an SRAM interface of the DRAM or hiding refresh from uses without sacrificing the access time.

Original languageEnglish
Pages (from-to)135-145
Number of pages11
JournalIEEE Journal of Solid-State Circuits
Volume41
Issue number1
DOIs
Publication statusPublished - 2006 Jan 1
Externally publishedYes

Keywords

  • 128 Mbit
  • Charge pumping
  • DRAM robustness
  • Dummy cells
  • Floating body cell
  • Monte Carlo simulation
  • Multi-pair averaging
  • Quasi-nondestructive read-out
  • Redundancy
  • SOI DRAM
  • Sense amplifier
  • Silicon-on-insulator technology
  • Word-line disturb

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Design of a 128-mb SOI DRAM using the floating body cell (FBC)'. Together they form a unique fingerprint.

  • Cite this

    Ohsawa, T., Fujita, K., Hatsuda, K., Higashi, T., Shino, T., Minami, Y., Nakajima, H., Morikado, M., Inoh, K., Hamamoto, T., Watanabe, S., Fujii, S., & Furuyama, T. (2006). Design of a 128-mb SOI DRAM using the floating body cell (FBC). IEEE Journal of Solid-State Circuits, 41(1), 135-145. https://doi.org/10.1109/JSSC.0051.859018