Development of a Hybrid CdTe pixel detector with a low-noise front-end ASIC

Goro Sato, Tetsuichi Kishishita, Hirokazu Ikeda, Takuto Sakumura, Tadayuki Takahashi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We have developed a prototype cadmium telluride (CdTe) pixel detector for future use in focusing hard X-ray telescopes. We adopted a hybrid configuration where each CdTe sensor pixel is vertically connected to a corresponding pixel cell fabricated in a readout ASIC. This configuration is suitable for detectors with high pixel density to reduce a stray capacitance between readout signal lines. The readout chip consists of a 12 x 12 matrix of identical 270 μm x 270 μm pixel cells, and was implemented with TSMC 0.35-μm CMOS technology. Each pixel cell contains a charge-sensitive amplifier, pole-zero cancellation circuit, low-pass filter, comparator, and peak/bottom-hold circuit. We succeeded to obtain detector signals from all the 144 channels, showing a equivalent noise charge distribution of 66±4 e- (rms). The linearity is maintained within ±1 % up to 3.5 fC, which corresponds to - 100 keV for CdTe. The detector exhibits good spectral performance with 870 eV (FWHM) at 59.5 keV. The power consumption is 150 μW per pixel, and 48 mW in total.

Original languageEnglish
Title of host publicationIEEE Nuclear Science Symposium Conference Record
Pages2207-2210
Number of pages4
DOIs
Publication statusPublished - 2009
Event2009 IEEE Nuclear Science Symposium Conference Record, NSS/MIC 2009 - Orlando, FL
Duration: 2009 Oct 252009 Oct 31

Other

Other2009 IEEE Nuclear Science Symposium Conference Record, NSS/MIC 2009
CityOrlando, FL
Period09/10/2509/10/31

Fingerprint

cadmium tellurides
application specific integrated circuits
low noise
Noise
pixels
detectors
Telescopes
readout
X-Rays
cancellation circuits
Technology
signal detectors
low pass filters
configurations
cadmium telluride
charge distribution
linearity
CMOS
poles
amplifiers

Keywords

  • Analog front-end
  • ASIC
  • CdTe
  • Gamma-ray
  • Low noise
  • Pixel
  • VLSI
  • X-ray

ASJC Scopus subject areas

  • Radiation
  • Nuclear and High Energy Physics
  • Radiology Nuclear Medicine and imaging

Cite this

Sato, G., Kishishita, T., Ikeda, H., Sakumura, T., & Takahashi, T. (2009). Development of a Hybrid CdTe pixel detector with a low-noise front-end ASIC. In IEEE Nuclear Science Symposium Conference Record (pp. 2207-2210). [5402073] https://doi.org/10.1109/NSSMIC.2009.5402073

Development of a Hybrid CdTe pixel detector with a low-noise front-end ASIC. / Sato, Goro; Kishishita, Tetsuichi; Ikeda, Hirokazu; Sakumura, Takuto; Takahashi, Tadayuki.

IEEE Nuclear Science Symposium Conference Record. 2009. p. 2207-2210 5402073.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Sato, G, Kishishita, T, Ikeda, H, Sakumura, T & Takahashi, T 2009, Development of a Hybrid CdTe pixel detector with a low-noise front-end ASIC. in IEEE Nuclear Science Symposium Conference Record., 5402073, pp. 2207-2210, 2009 IEEE Nuclear Science Symposium Conference Record, NSS/MIC 2009, Orlando, FL, 09/10/25. https://doi.org/10.1109/NSSMIC.2009.5402073
Sato G, Kishishita T, Ikeda H, Sakumura T, Takahashi T. Development of a Hybrid CdTe pixel detector with a low-noise front-end ASIC. In IEEE Nuclear Science Symposium Conference Record. 2009. p. 2207-2210. 5402073 https://doi.org/10.1109/NSSMIC.2009.5402073
Sato, Goro ; Kishishita, Tetsuichi ; Ikeda, Hirokazu ; Sakumura, Takuto ; Takahashi, Tadayuki. / Development of a Hybrid CdTe pixel detector with a low-noise front-end ASIC. IEEE Nuclear Science Symposium Conference Record. 2009. pp. 2207-2210
@inproceedings{20a945cb45fe46bcb58be4947741f8a5,
title = "Development of a Hybrid CdTe pixel detector with a low-noise front-end ASIC",
abstract = "We have developed a prototype cadmium telluride (CdTe) pixel detector for future use in focusing hard X-ray telescopes. We adopted a hybrid configuration where each CdTe sensor pixel is vertically connected to a corresponding pixel cell fabricated in a readout ASIC. This configuration is suitable for detectors with high pixel density to reduce a stray capacitance between readout signal lines. The readout chip consists of a 12 x 12 matrix of identical 270 μm x 270 μm pixel cells, and was implemented with TSMC 0.35-μm CMOS technology. Each pixel cell contains a charge-sensitive amplifier, pole-zero cancellation circuit, low-pass filter, comparator, and peak/bottom-hold circuit. We succeeded to obtain detector signals from all the 144 channels, showing a equivalent noise charge distribution of 66±4 e- (rms). The linearity is maintained within ±1 {\%} up to 3.5 fC, which corresponds to - 100 keV for CdTe. The detector exhibits good spectral performance with 870 eV (FWHM) at 59.5 keV. The power consumption is 150 μW per pixel, and 48 mW in total.",
keywords = "Analog front-end, ASIC, CdTe, Gamma-ray, Low noise, Pixel, VLSI, X-ray",
author = "Goro Sato and Tetsuichi Kishishita and Hirokazu Ikeda and Takuto Sakumura and Tadayuki Takahashi",
year = "2009",
doi = "10.1109/NSSMIC.2009.5402073",
language = "English",
isbn = "9781424439621",
pages = "2207--2210",
booktitle = "IEEE Nuclear Science Symposium Conference Record",

}

TY - GEN

T1 - Development of a Hybrid CdTe pixel detector with a low-noise front-end ASIC

AU - Sato, Goro

AU - Kishishita, Tetsuichi

AU - Ikeda, Hirokazu

AU - Sakumura, Takuto

AU - Takahashi, Tadayuki

PY - 2009

Y1 - 2009

N2 - We have developed a prototype cadmium telluride (CdTe) pixel detector for future use in focusing hard X-ray telescopes. We adopted a hybrid configuration where each CdTe sensor pixel is vertically connected to a corresponding pixel cell fabricated in a readout ASIC. This configuration is suitable for detectors with high pixel density to reduce a stray capacitance between readout signal lines. The readout chip consists of a 12 x 12 matrix of identical 270 μm x 270 μm pixel cells, and was implemented with TSMC 0.35-μm CMOS technology. Each pixel cell contains a charge-sensitive amplifier, pole-zero cancellation circuit, low-pass filter, comparator, and peak/bottom-hold circuit. We succeeded to obtain detector signals from all the 144 channels, showing a equivalent noise charge distribution of 66±4 e- (rms). The linearity is maintained within ±1 % up to 3.5 fC, which corresponds to - 100 keV for CdTe. The detector exhibits good spectral performance with 870 eV (FWHM) at 59.5 keV. The power consumption is 150 μW per pixel, and 48 mW in total.

AB - We have developed a prototype cadmium telluride (CdTe) pixel detector for future use in focusing hard X-ray telescopes. We adopted a hybrid configuration where each CdTe sensor pixel is vertically connected to a corresponding pixel cell fabricated in a readout ASIC. This configuration is suitable for detectors with high pixel density to reduce a stray capacitance between readout signal lines. The readout chip consists of a 12 x 12 matrix of identical 270 μm x 270 μm pixel cells, and was implemented with TSMC 0.35-μm CMOS technology. Each pixel cell contains a charge-sensitive amplifier, pole-zero cancellation circuit, low-pass filter, comparator, and peak/bottom-hold circuit. We succeeded to obtain detector signals from all the 144 channels, showing a equivalent noise charge distribution of 66±4 e- (rms). The linearity is maintained within ±1 % up to 3.5 fC, which corresponds to - 100 keV for CdTe. The detector exhibits good spectral performance with 870 eV (FWHM) at 59.5 keV. The power consumption is 150 μW per pixel, and 48 mW in total.

KW - Analog front-end

KW - ASIC

KW - CdTe

KW - Gamma-ray

KW - Low noise

KW - Pixel

KW - VLSI

KW - X-ray

UR - http://www.scopus.com/inward/record.url?scp=77951193308&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77951193308&partnerID=8YFLogxK

U2 - 10.1109/NSSMIC.2009.5402073

DO - 10.1109/NSSMIC.2009.5402073

M3 - Conference contribution

AN - SCOPUS:77951193308

SN - 9781424439621

SP - 2207

EP - 2210

BT - IEEE Nuclear Science Symposium Conference Record

ER -