DIGITAL SPEECH SIGNAL PROCESSOR VLSI: DSSP 1.

Takao Kaneko, Hironori Yamauchi, Atsushi Iwata

Research output: Contribution to journalArticle

Abstract

A high-speed programmable digital speech signal processor VLSI (DSSP1) with 18-bit floating-point architecture and 32-bit micro-instructions is developed using 1. 2- mu m CMOS technology. This chip integrates a normalizing floating-point ALU, a 512-w dual-port data RAM, and a 4-Kw micro-program ROM to enable normalizing floating-point operations within a 50-nsec machine-cycle. A high-speed communicative interface that allows a wide variety of configurations to suit various user requirements is provided. The processor VLSI is designed almost entirely with a top-down DA system, which significantly reduces chip size and design time.

Original languageEnglish
Pages (from-to)427-432
Number of pages6
JournalReview of the Electrical Communications Laboratories
Volume36
Issue number4
Publication statusPublished - 1988 Jan 1
Externally publishedYes

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'DIGITAL SPEECH SIGNAL PROCESSOR VLSI: DSSP 1.'. Together they form a unique fingerprint.

  • Cite this