Double charge pump circuit with triple charge sharing clock scheme

Mengshu Huang, Yimeng Zhang, Hao Zhang, Tsutomu Yoshihara

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    3 Citations (Scopus)

    Abstract

    A double charge pump circuit with triple charge sharing clock scheme is described. The proposed charge sharing clock generator is able to recover nearly two-thirds of the charge from the parasitics charging, in which way the dynamic power loss in the pumping process is reduced to almost one-third. To preserve the overlapping period of the four-phase clock used for threshold cancellation technique, two complementary sets of clocks are generated from the proposed clock generator, and each set feeds a certain branch of the double charge pump to achieve a between-branch charge sharing. Under 0.18μm technology with a bottom plate parasitic ratio of 0.2, the simulation results of a proposed 5-stage charge pump circuit show an overall efficiency increase with a peak value of 62.8% comparing to 46.8% of a conventional one, and the output ripple voltage is reduced by nearly a half.

    Original languageEnglish
    Title of host publicationProceedings of International Conference on ASIC
    Pages128-132
    Number of pages5
    DOIs
    Publication statusPublished - 2011
    Event2011 IEEE 9th International Conference on ASIC, ASICON 2011 - Xiamen
    Duration: 2011 Oct 252011 Oct 28

    Other

    Other2011 IEEE 9th International Conference on ASIC, ASICON 2011
    CityXiamen
    Period11/10/2511/10/28

    Fingerprint

    Charge pump circuits
    Clocks
    Pumps
    Electric potential

    ASJC Scopus subject areas

    • Hardware and Architecture
    • Electrical and Electronic Engineering

    Cite this

    Huang, M., Zhang, Y., Zhang, H., & Yoshihara, T. (2011). Double charge pump circuit with triple charge sharing clock scheme. In Proceedings of International Conference on ASIC (pp. 128-132). [6157139] https://doi.org/10.1109/ASICON.2011.6157139

    Double charge pump circuit with triple charge sharing clock scheme. / Huang, Mengshu; Zhang, Yimeng; Zhang, Hao; Yoshihara, Tsutomu.

    Proceedings of International Conference on ASIC. 2011. p. 128-132 6157139.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Huang, M, Zhang, Y, Zhang, H & Yoshihara, T 2011, Double charge pump circuit with triple charge sharing clock scheme. in Proceedings of International Conference on ASIC., 6157139, pp. 128-132, 2011 IEEE 9th International Conference on ASIC, ASICON 2011, Xiamen, 11/10/25. https://doi.org/10.1109/ASICON.2011.6157139
    Huang M, Zhang Y, Zhang H, Yoshihara T. Double charge pump circuit with triple charge sharing clock scheme. In Proceedings of International Conference on ASIC. 2011. p. 128-132. 6157139 https://doi.org/10.1109/ASICON.2011.6157139
    Huang, Mengshu ; Zhang, Yimeng ; Zhang, Hao ; Yoshihara, Tsutomu. / Double charge pump circuit with triple charge sharing clock scheme. Proceedings of International Conference on ASIC. 2011. pp. 128-132
    @inproceedings{f4797727a4394657a7b0b0b2b4ecde0f,
    title = "Double charge pump circuit with triple charge sharing clock scheme",
    abstract = "A double charge pump circuit with triple charge sharing clock scheme is described. The proposed charge sharing clock generator is able to recover nearly two-thirds of the charge from the parasitics charging, in which way the dynamic power loss in the pumping process is reduced to almost one-third. To preserve the overlapping period of the four-phase clock used for threshold cancellation technique, two complementary sets of clocks are generated from the proposed clock generator, and each set feeds a certain branch of the double charge pump to achieve a between-branch charge sharing. Under 0.18μm technology with a bottom plate parasitic ratio of 0.2, the simulation results of a proposed 5-stage charge pump circuit show an overall efficiency increase with a peak value of 62.8{\%} comparing to 46.8{\%} of a conventional one, and the output ripple voltage is reduced by nearly a half.",
    author = "Mengshu Huang and Yimeng Zhang and Hao Zhang and Tsutomu Yoshihara",
    year = "2011",
    doi = "10.1109/ASICON.2011.6157139",
    language = "English",
    isbn = "9781612841908",
    pages = "128--132",
    booktitle = "Proceedings of International Conference on ASIC",

    }

    TY - GEN

    T1 - Double charge pump circuit with triple charge sharing clock scheme

    AU - Huang, Mengshu

    AU - Zhang, Yimeng

    AU - Zhang, Hao

    AU - Yoshihara, Tsutomu

    PY - 2011

    Y1 - 2011

    N2 - A double charge pump circuit with triple charge sharing clock scheme is described. The proposed charge sharing clock generator is able to recover nearly two-thirds of the charge from the parasitics charging, in which way the dynamic power loss in the pumping process is reduced to almost one-third. To preserve the overlapping period of the four-phase clock used for threshold cancellation technique, two complementary sets of clocks are generated from the proposed clock generator, and each set feeds a certain branch of the double charge pump to achieve a between-branch charge sharing. Under 0.18μm technology with a bottom plate parasitic ratio of 0.2, the simulation results of a proposed 5-stage charge pump circuit show an overall efficiency increase with a peak value of 62.8% comparing to 46.8% of a conventional one, and the output ripple voltage is reduced by nearly a half.

    AB - A double charge pump circuit with triple charge sharing clock scheme is described. The proposed charge sharing clock generator is able to recover nearly two-thirds of the charge from the parasitics charging, in which way the dynamic power loss in the pumping process is reduced to almost one-third. To preserve the overlapping period of the four-phase clock used for threshold cancellation technique, two complementary sets of clocks are generated from the proposed clock generator, and each set feeds a certain branch of the double charge pump to achieve a between-branch charge sharing. Under 0.18μm technology with a bottom plate parasitic ratio of 0.2, the simulation results of a proposed 5-stage charge pump circuit show an overall efficiency increase with a peak value of 62.8% comparing to 46.8% of a conventional one, and the output ripple voltage is reduced by nearly a half.

    UR - http://www.scopus.com/inward/record.url?scp=84860876677&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84860876677&partnerID=8YFLogxK

    U2 - 10.1109/ASICON.2011.6157139

    DO - 10.1109/ASICON.2011.6157139

    M3 - Conference contribution

    SN - 9781612841908

    SP - 128

    EP - 132

    BT - Proceedings of International Conference on ASIC

    ER -