ECC-Based bit-write reduction code generation for non-volatile memory

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

Non-volatile memory has many advantages such as high density and low leakage power but it consumes larger writing energy than SRAM. It is quite necessary to reduce writing energy in non-volatile memory design. In this paper, we propose write-reduction codes based on error correcting codes and reduce writing energy in non-volatile memory by decreasing the number of writing bits. When a data is written into a memory cell, we do not write it directly but encode it into a codeword. In our write-reduction codes, every data corresponds to an information vector in an error-correcting code and an information vector corresponds not to a single codeword but a set of write-reduction codewords. Given a writing data and current memory bits, we can deterministically select a particular write-reduction codeword corresponding to the data to be written, where the maximum number of flipped bits are theoretically minimized. Then the number of writing bits into memory cells will also be minimized. Experimental results demonstrate that we have achieved writing-bits reduction by an average of 51% and energy reduction by an average of 33% compared to non-encoded memory.

Original languageEnglish
Pages (from-to)2494-2504
Number of pages11
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE98A
Issue number12
DOIs
Publication statusPublished - 2015 Dec 1

Fingerprint

Code Generation
Data storage equipment
Error-correcting Codes
Energy
Static random access storage
Cell
Code generation
Leakage
Necessary
Experimental Results
Demonstrate

Keywords

  • Bit-write reduction
  • Energy reduction
  • Error-correcting code
  • Non-volatile memory
  • Write-reduction code

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Graphics and Computer-Aided Design
  • Applied Mathematics
  • Signal Processing

Cite this

@article{ac7bcb8887f94ed2be59586bf431fa55,
title = "ECC-Based bit-write reduction code generation for non-volatile memory",
abstract = "Non-volatile memory has many advantages such as high density and low leakage power but it consumes larger writing energy than SRAM. It is quite necessary to reduce writing energy in non-volatile memory design. In this paper, we propose write-reduction codes based on error correcting codes and reduce writing energy in non-volatile memory by decreasing the number of writing bits. When a data is written into a memory cell, we do not write it directly but encode it into a codeword. In our write-reduction codes, every data corresponds to an information vector in an error-correcting code and an information vector corresponds not to a single codeword but a set of write-reduction codewords. Given a writing data and current memory bits, we can deterministically select a particular write-reduction codeword corresponding to the data to be written, where the maximum number of flipped bits are theoretically minimized. Then the number of writing bits into memory cells will also be minimized. Experimental results demonstrate that we have achieved writing-bits reduction by an average of 51{\%} and energy reduction by an average of 33{\%} compared to non-encoded memory.",
keywords = "Bit-write reduction, Energy reduction, Error-correcting code, Non-volatile memory, Write-reduction code",
author = "Masashi Tawada and Shinji Kimura and Masao Yanagisawa and Nozomu Togawa",
year = "2015",
month = "12",
day = "1",
doi = "10.1587/transfun.E98.A.2494",
language = "English",
volume = "E98A",
pages = "2494--2504",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "12",

}

TY - JOUR

T1 - ECC-Based bit-write reduction code generation for non-volatile memory

AU - Tawada, Masashi

AU - Kimura, Shinji

AU - Yanagisawa, Masao

AU - Togawa, Nozomu

PY - 2015/12/1

Y1 - 2015/12/1

N2 - Non-volatile memory has many advantages such as high density and low leakage power but it consumes larger writing energy than SRAM. It is quite necessary to reduce writing energy in non-volatile memory design. In this paper, we propose write-reduction codes based on error correcting codes and reduce writing energy in non-volatile memory by decreasing the number of writing bits. When a data is written into a memory cell, we do not write it directly but encode it into a codeword. In our write-reduction codes, every data corresponds to an information vector in an error-correcting code and an information vector corresponds not to a single codeword but a set of write-reduction codewords. Given a writing data and current memory bits, we can deterministically select a particular write-reduction codeword corresponding to the data to be written, where the maximum number of flipped bits are theoretically minimized. Then the number of writing bits into memory cells will also be minimized. Experimental results demonstrate that we have achieved writing-bits reduction by an average of 51% and energy reduction by an average of 33% compared to non-encoded memory.

AB - Non-volatile memory has many advantages such as high density and low leakage power but it consumes larger writing energy than SRAM. It is quite necessary to reduce writing energy in non-volatile memory design. In this paper, we propose write-reduction codes based on error correcting codes and reduce writing energy in non-volatile memory by decreasing the number of writing bits. When a data is written into a memory cell, we do not write it directly but encode it into a codeword. In our write-reduction codes, every data corresponds to an information vector in an error-correcting code and an information vector corresponds not to a single codeword but a set of write-reduction codewords. Given a writing data and current memory bits, we can deterministically select a particular write-reduction codeword corresponding to the data to be written, where the maximum number of flipped bits are theoretically minimized. Then the number of writing bits into memory cells will also be minimized. Experimental results demonstrate that we have achieved writing-bits reduction by an average of 51% and energy reduction by an average of 33% compared to non-encoded memory.

KW - Bit-write reduction

KW - Energy reduction

KW - Error-correcting code

KW - Non-volatile memory

KW - Write-reduction code

UR - http://www.scopus.com/inward/record.url?scp=84948667307&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84948667307&partnerID=8YFLogxK

U2 - 10.1587/transfun.E98.A.2494

DO - 10.1587/transfun.E98.A.2494

M3 - Article

VL - E98A

SP - 2494

EP - 2504

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 12

ER -