Edge effect prediction in real MOS insulator using test chips

Jiro Yugami, Atsushi Hiraiwa

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

The authors propose an analytic method of predicting pattern edge enhanced leakage currents in MOS capacitors with arbitrary geometry, based on test chip I-V measurements. The predicted results are in good agreement with experimental results. Using this method, it becomes possible to qualitatively compare the magnitudes of edge effects under different processing conditions. It is concluded that this method will be a powerful tool for developing high-reliability insulators in future LSIs.

Original languageEnglish
Title of host publicationTest Structures
Place of PublicationPiscataway, NJ, United States
PublisherPubl by IEEE
Pages17-22
Number of pages6
ISBN (Print)0879425881
Publication statusPublished - 1991
EventProceedings of the 1991 International Conference on Microelectronic Test Structures - Kyoto, Jpn
Duration: 1991 Mar 181991 Mar 20

Other

OtherProceedings of the 1991 International Conference on Microelectronic Test Structures
CityKyoto, Jpn
Period91/3/1891/3/20

Fingerprint

MOS capacitors
Leakage currents
Geometry
Processing

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Yugami, J., & Hiraiwa, A. (1991). Edge effect prediction in real MOS insulator using test chips. In Test Structures (pp. 17-22). Piscataway, NJ, United States: Publ by IEEE.

Edge effect prediction in real MOS insulator using test chips. / Yugami, Jiro; Hiraiwa, Atsushi.

Test Structures. Piscataway, NJ, United States : Publ by IEEE, 1991. p. 17-22.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yugami, J & Hiraiwa, A 1991, Edge effect prediction in real MOS insulator using test chips. in Test Structures. Publ by IEEE, Piscataway, NJ, United States, pp. 17-22, Proceedings of the 1991 International Conference on Microelectronic Test Structures, Kyoto, Jpn, 91/3/18.
Yugami J, Hiraiwa A. Edge effect prediction in real MOS insulator using test chips. In Test Structures. Piscataway, NJ, United States: Publ by IEEE. 1991. p. 17-22
Yugami, Jiro ; Hiraiwa, Atsushi. / Edge effect prediction in real MOS insulator using test chips. Test Structures. Piscataway, NJ, United States : Publ by IEEE, 1991. pp. 17-22
@inproceedings{99d5f7fc127b4a20b01df161b2176271,
title = "Edge effect prediction in real MOS insulator using test chips",
abstract = "The authors propose an analytic method of predicting pattern edge enhanced leakage currents in MOS capacitors with arbitrary geometry, based on test chip I-V measurements. The predicted results are in good agreement with experimental results. Using this method, it becomes possible to qualitatively compare the magnitudes of edge effects under different processing conditions. It is concluded that this method will be a powerful tool for developing high-reliability insulators in future LSIs.",
author = "Jiro Yugami and Atsushi Hiraiwa",
year = "1991",
language = "English",
isbn = "0879425881",
pages = "17--22",
booktitle = "Test Structures",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - Edge effect prediction in real MOS insulator using test chips

AU - Yugami, Jiro

AU - Hiraiwa, Atsushi

PY - 1991

Y1 - 1991

N2 - The authors propose an analytic method of predicting pattern edge enhanced leakage currents in MOS capacitors with arbitrary geometry, based on test chip I-V measurements. The predicted results are in good agreement with experimental results. Using this method, it becomes possible to qualitatively compare the magnitudes of edge effects under different processing conditions. It is concluded that this method will be a powerful tool for developing high-reliability insulators in future LSIs.

AB - The authors propose an analytic method of predicting pattern edge enhanced leakage currents in MOS capacitors with arbitrary geometry, based on test chip I-V measurements. The predicted results are in good agreement with experimental results. Using this method, it becomes possible to qualitatively compare the magnitudes of edge effects under different processing conditions. It is concluded that this method will be a powerful tool for developing high-reliability insulators in future LSIs.

UR - http://www.scopus.com/inward/record.url?scp=0026387061&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026387061&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0026387061

SN - 0879425881

SP - 17

EP - 22

BT - Test Structures

PB - Publ by IEEE

CY - Piscataway, NJ, United States

ER -