Abstract
The authors propose an analytic method of predicting pattern edge enhanced leakage currents in MOS capacitors with arbitrary geometry, based on test chip I-V measurements. The predicted results are in good agreement with experimental results. Using this method, it becomes possible to qualitatively compare the magnitudes of edge effects under different processing conditions. It is concluded that this method will be a powerful tool for developing high-reliability insulators in future LSIs.
| Original language | English |
|---|---|
| Title of host publication | Test Structures |
| Place of Publication | Piscataway, NJ, United States |
| Publisher | Publ by IEEE |
| Pages | 17-22 |
| Number of pages | 6 |
| ISBN (Print) | 0879425881 |
| Publication status | Published - 1991 |
| Event | Proceedings of the 1991 International Conference on Microelectronic Test Structures - Kyoto, Jpn Duration: 1991 Mar 18 → 1991 Mar 20 |
Other
| Other | Proceedings of the 1991 International Conference on Microelectronic Test Structures |
|---|---|
| City | Kyoto, Jpn |
| Period | 91/3/18 → 91/3/20 |
ASJC Scopus subject areas
- Engineering(all)
Fingerprint Dive into the research topics of 'Edge effect prediction in real MOS insulator using test chips'. Together they form a unique fingerprint.
Cite this
Yugami, J., & Hiraiwa, A. (1991). Edge effect prediction in real MOS insulator using test chips. In Test Structures (pp. 17-22). Publ by IEEE.