Efficient router architecture, design and performance exploration for many-core hybrid photonic network-on-chip (2D-PHENIC)

Achraf Ben Ahmed; Michael Conrad Meyer; Yuichi Okuyama; Abderazek Ben Abdallah

doi:10.1109/ICISCE.2015.52

Efficient router architecture, design and performance exploration for many-core hybrid photonic network-on-chip (2D-PHENIC)

Achraf Ben Ahmed, Michael Conrad Meyer, Yuichi Okuyama, Abderazek Ben Abdallah

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

10 Citations (Scopus)

Abstract

Nowadays, increasing emerging application complexity and improvement in process technology have enabled the design of many-core processors with tens to hundreds of cores on a single chip. Photonic Network-on-Chips (PNoCs) have recently been proposed as an alternative approach with high performance-per-watt characteristics for intra-chip communication. While providing large bandwidth through WDM (Wavelength Division Multiplexing), the main design challenge of conventional hybrid PNoC lies in the control layer, which is generally used for path set-up and also for short message communication. In this paper, we propose architecture and design of an efficient router for control and communication in heterogeneous Many-core Hybrid Photonic Network-on-Chip (2D-PHENIC). In addition, we present detailed complexity and performance evaluation of the proposed architecture.

Original language	English
Title of host publication	Proceedings - 2015 2nd International Conference on Information Science and Control Engineering, ICISCE 2015
Editors	Yun Cheng, Ying Dai, Shaozi Li
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	202-206
Number of pages	5
ISBN (Electronic)	9781467368506
DOIs	https://doi.org/10.1109/ICISCE.2015.52
Publication status	Published - 2015 Jan 1
Externally published	Yes
Event	2015 2nd International Conference on Information Science and Control Engineering, ICISCE 2015 - Shanghai, China Duration: 2015 Apr 24 → 2015 Apr 26

Other

Other	2015 2nd International Conference on Information Science and Control Engineering, ICISCE 2015
Country	China
City	Shanghai
Period	15/4/24 → 15/4/26

Keywords

Architecture
Hybrid
Many-core Systems-on-Chip
Optical Network-on-Chip
Path Setting

ASJC Scopus subject areas

Control and Systems Engineering
Electrical and Electronic Engineering
Computer Science(all)

Access to Document

10.1109/ICISCE.2015.52

Fingerprint Dive into the research topics of 'Efficient router architecture, design and performance exploration for many-core hybrid photonic network-on-chip (2D-PHENIC)'. Together they form a unique fingerprint.

Cite this

Ahmed, A. B., Meyer, M. C., Okuyama, Y., & Abdallah, A. B. (2015). Efficient router architecture, design and performance exploration for many-core hybrid photonic network-on-chip (2D-PHENIC). In Y. Cheng, Y. Dai, & S. Li (Eds.), Proceedings - 2015 2nd International Conference on Information Science and Control Engineering, ICISCE 2015 (pp. 202-206). [7120592] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICISCE.2015.52

Efficient router architecture, design and performance exploration for many-core hybrid photonic network-on-chip (2D-PHENIC). / Ahmed, Achraf Ben; Meyer, Michael Conrad; Okuyama, Yuichi; Abdallah, Abderazek Ben.

Proceedings - 2015 2nd International Conference on Information Science and Control Engineering, ICISCE 2015. ed. / Yun Cheng; Ying Dai; Shaozi Li. Institute of Electrical and Electronics Engineers Inc., 2015. p. 202-206 7120592.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Ahmed, AB, Meyer, MC, Okuyama, Y & Abdallah, AB 2015, Efficient router architecture, design and performance exploration for many-core hybrid photonic network-on-chip (2D-PHENIC). in Y Cheng, Y Dai & S Li (eds), Proceedings - 2015 2nd International Conference on Information Science and Control Engineering, ICISCE 2015., 7120592, Institute of Electrical and Electronics Engineers Inc., pp. 202-206, 2015 2nd International Conference on Information Science and Control Engineering, ICISCE 2015, Shanghai, China, 15/4/24. https://doi.org/10.1109/ICISCE.2015.52

Ahmed AB, Meyer MC, Okuyama Y, Abdallah AB. Efficient router architecture, design and performance exploration for many-core hybrid photonic network-on-chip (2D-PHENIC). In Cheng Y, Dai Y, Li S, editors, Proceedings - 2015 2nd International Conference on Information Science and Control Engineering, ICISCE 2015. Institute of Electrical and Electronics Engineers Inc. 2015. p. 202-206. 7120592 https://doi.org/10.1109/ICISCE.2015.52

Ahmed, Achraf Ben ; Meyer, Michael Conrad ; Okuyama, Yuichi ; Abdallah, Abderazek Ben. / Efficient router architecture, design and performance exploration for many-core hybrid photonic network-on-chip (2D-PHENIC). Proceedings - 2015 2nd International Conference on Information Science and Control Engineering, ICISCE 2015. editor / Yun Cheng ; Ying Dai ; Shaozi Li. Institute of Electrical and Electronics Engineers Inc., 2015. pp. 202-206

@inproceedings{3ee456aceb5440508a211df357051f9d,

title = "Efficient router architecture, design and performance exploration for many-core hybrid photonic network-on-chip (2D-PHENIC)",

abstract = "Nowadays, increasing emerging application complexity and improvement in process technology have enabled the design of many-core processors with tens to hundreds of cores on a single chip. Photonic Network-on-Chips (PNoCs) have recently been proposed as an alternative approach with high performance-per-watt characteristics for intra-chip communication. While providing large bandwidth through WDM (Wavelength Division Multiplexing), the main design challenge of conventional hybrid PNoC lies in the control layer, which is generally used for path set-up and also for short message communication. In this paper, we propose architecture and design of an efficient router for control and communication in heterogeneous Many-core Hybrid Photonic Network-on-Chip (2D-PHENIC). In addition, we present detailed complexity and performance evaluation of the proposed architecture.",

keywords = "Architecture, Hybrid, Many-core Systems-on-Chip, Optical Network-on-Chip, Path Setting",

author = "Ahmed, {Achraf Ben} and Meyer, {Michael Conrad} and Yuichi Okuyama and Abdallah, {Abderazek Ben}",

year = "2015",

month = jan,

day = "1",

doi = "10.1109/ICISCE.2015.52",

language = "English",

pages = "202--206",

editor = "Yun Cheng and Ying Dai and Shaozi Li",

booktitle = "Proceedings - 2015 2nd International Conference on Information Science and Control Engineering, ICISCE 2015",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "2015 2nd International Conference on Information Science and Control Engineering, ICISCE 2015 ; Conference date: 24-04-2015 Through 26-04-2015",

}

TY - GEN

T1 - Efficient router architecture, design and performance exploration for many-core hybrid photonic network-on-chip (2D-PHENIC)

AU - Ahmed, Achraf Ben

AU - Meyer, Michael Conrad

AU - Okuyama, Yuichi

AU - Abdallah, Abderazek Ben

PY - 2015/1/1

Y1 - 2015/1/1

N2 - Nowadays, increasing emerging application complexity and improvement in process technology have enabled the design of many-core processors with tens to hundreds of cores on a single chip. Photonic Network-on-Chips (PNoCs) have recently been proposed as an alternative approach with high performance-per-watt characteristics for intra-chip communication. While providing large bandwidth through WDM (Wavelength Division Multiplexing), the main design challenge of conventional hybrid PNoC lies in the control layer, which is generally used for path set-up and also for short message communication. In this paper, we propose architecture and design of an efficient router for control and communication in heterogeneous Many-core Hybrid Photonic Network-on-Chip (2D-PHENIC). In addition, we present detailed complexity and performance evaluation of the proposed architecture.

AB - Nowadays, increasing emerging application complexity and improvement in process technology have enabled the design of many-core processors with tens to hundreds of cores on a single chip. Photonic Network-on-Chips (PNoCs) have recently been proposed as an alternative approach with high performance-per-watt characteristics for intra-chip communication. While providing large bandwidth through WDM (Wavelength Division Multiplexing), the main design challenge of conventional hybrid PNoC lies in the control layer, which is generally used for path set-up and also for short message communication. In this paper, we propose architecture and design of an efficient router for control and communication in heterogeneous Many-core Hybrid Photonic Network-on-Chip (2D-PHENIC). In addition, we present detailed complexity and performance evaluation of the proposed architecture.

KW - Architecture

KW - Hybrid

KW - Many-core Systems-on-Chip

KW - Optical Network-on-Chip

KW - Path Setting

UR - http://www.scopus.com/inward/record.url?scp=84938793937&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84938793937&partnerID=8YFLogxK

U2 - 10.1109/ICISCE.2015.52

DO - 10.1109/ICISCE.2015.52

M3 - Conference contribution

AN - SCOPUS:84938793937

SP - 202

EP - 206

BT - Proceedings - 2015 2nd International Conference on Information Science and Control Engineering, ICISCE 2015

A2 - Cheng, Yun

A2 - Dai, Ying

A2 - Li, Shaozi

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2015 2nd International Conference on Information Science and Control Engineering, ICISCE 2015

Y2 - 24 April 2015 through 26 April 2015

ER -