Energy-efficient high-level synthesis for HDR architectures

    Research output: Contribution to journalArticle

    13 Citations (Scopus)

    Abstract

    As battery runtime and overheating problems for portable devices become unignorable, energy-aware LSI design is strongly required. Moreover, an interconnection delay should be explicitly considered there because it exceeds a gate delay as the semiconductor devices are downsized. We must take account of energy efficiency and interconnection delays even in high-level synthesis. In this paper, we first propose a huddle-based distributed-register architecture (HDR architecture), an island-based distributed-register architecture for multi-cycle interconnect communications where we can develop several energy-saving techniques. Next, we propose an energy-efficient high-level synthesis algorithm for HDR architectures focusing on multiple supply voltages. Our algorithm is based on iterative improvement of scheduling/binding and floorplanning. In the iteration process, a huddle, which is composed of functional units, registers, controller, and level converters, are very naturally generated using floorplanning results. By assigning high supply voltage to critical huddles and low supply voltage to non-critical huddles, we can finally have energy-efficient floorplan-aware high-level synthesis. Experimental results show that our algorithm achieves 45% energy-saving compared with the conventional distributed-register architectures and conventional algorithms.

    Original languageEnglish
    Pages (from-to)106-117
    Number of pages12
    JournalIPSJ Transactions on System LSI Design Methodology
    Volume5
    DOIs
    Publication statusPublished - 2012

    Fingerprint

    Energy conservation
    Electric potential
    Semiconductor devices
    Energy efficiency
    Scheduling
    Controllers
    High level synthesis
    Communication

    Keywords

    • Distributedregister architectures
    • Energy optimization
    • High-level synthesis
    • Interconnection delay
    • Multiple supply voltages

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Computer Science Applications

    Cite this

    Energy-efficient high-level synthesis for HDR architectures. / Abe, Shin Ya; Yanagisawa, Masao; Togawa, Nozomu.

    In: IPSJ Transactions on System LSI Design Methodology, Vol. 5, 2012, p. 106-117.

    Research output: Contribution to journalArticle

    @article{25640c92d953435cb5aa0e6f15ff7e71,
    title = "Energy-efficient high-level synthesis for HDR architectures",
    abstract = "As battery runtime and overheating problems for portable devices become unignorable, energy-aware LSI design is strongly required. Moreover, an interconnection delay should be explicitly considered there because it exceeds a gate delay as the semiconductor devices are downsized. We must take account of energy efficiency and interconnection delays even in high-level synthesis. In this paper, we first propose a huddle-based distributed-register architecture (HDR architecture), an island-based distributed-register architecture for multi-cycle interconnect communications where we can develop several energy-saving techniques. Next, we propose an energy-efficient high-level synthesis algorithm for HDR architectures focusing on multiple supply voltages. Our algorithm is based on iterative improvement of scheduling/binding and floorplanning. In the iteration process, a huddle, which is composed of functional units, registers, controller, and level converters, are very naturally generated using floorplanning results. By assigning high supply voltage to critical huddles and low supply voltage to non-critical huddles, we can finally have energy-efficient floorplan-aware high-level synthesis. Experimental results show that our algorithm achieves 45{\%} energy-saving compared with the conventional distributed-register architectures and conventional algorithms.",
    keywords = "Distributedregister architectures, Energy optimization, High-level synthesis, Interconnection delay, Multiple supply voltages",
    author = "Abe, {Shin Ya} and Masao Yanagisawa and Nozomu Togawa",
    year = "2012",
    doi = "10.2197/ipsjtsldm.5.106",
    language = "English",
    volume = "5",
    pages = "106--117",
    journal = "IPSJ Transactions on System LSI Design Methodology",
    issn = "1882-6687",
    publisher = "Information Processing Society of Japan",

    }

    TY - JOUR

    T1 - Energy-efficient high-level synthesis for HDR architectures

    AU - Abe, Shin Ya

    AU - Yanagisawa, Masao

    AU - Togawa, Nozomu

    PY - 2012

    Y1 - 2012

    N2 - As battery runtime and overheating problems for portable devices become unignorable, energy-aware LSI design is strongly required. Moreover, an interconnection delay should be explicitly considered there because it exceeds a gate delay as the semiconductor devices are downsized. We must take account of energy efficiency and interconnection delays even in high-level synthesis. In this paper, we first propose a huddle-based distributed-register architecture (HDR architecture), an island-based distributed-register architecture for multi-cycle interconnect communications where we can develop several energy-saving techniques. Next, we propose an energy-efficient high-level synthesis algorithm for HDR architectures focusing on multiple supply voltages. Our algorithm is based on iterative improvement of scheduling/binding and floorplanning. In the iteration process, a huddle, which is composed of functional units, registers, controller, and level converters, are very naturally generated using floorplanning results. By assigning high supply voltage to critical huddles and low supply voltage to non-critical huddles, we can finally have energy-efficient floorplan-aware high-level synthesis. Experimental results show that our algorithm achieves 45% energy-saving compared with the conventional distributed-register architectures and conventional algorithms.

    AB - As battery runtime and overheating problems for portable devices become unignorable, energy-aware LSI design is strongly required. Moreover, an interconnection delay should be explicitly considered there because it exceeds a gate delay as the semiconductor devices are downsized. We must take account of energy efficiency and interconnection delays even in high-level synthesis. In this paper, we first propose a huddle-based distributed-register architecture (HDR architecture), an island-based distributed-register architecture for multi-cycle interconnect communications where we can develop several energy-saving techniques. Next, we propose an energy-efficient high-level synthesis algorithm for HDR architectures focusing on multiple supply voltages. Our algorithm is based on iterative improvement of scheduling/binding and floorplanning. In the iteration process, a huddle, which is composed of functional units, registers, controller, and level converters, are very naturally generated using floorplanning results. By assigning high supply voltage to critical huddles and low supply voltage to non-critical huddles, we can finally have energy-efficient floorplan-aware high-level synthesis. Experimental results show that our algorithm achieves 45% energy-saving compared with the conventional distributed-register architectures and conventional algorithms.

    KW - Distributedregister architectures

    KW - Energy optimization

    KW - High-level synthesis

    KW - Interconnection delay

    KW - Multiple supply voltages

    UR - http://www.scopus.com/inward/record.url?scp=84864918754&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84864918754&partnerID=8YFLogxK

    U2 - 10.2197/ipsjtsldm.5.106

    DO - 10.2197/ipsjtsldm.5.106

    M3 - Article

    AN - SCOPUS:84864918754

    VL - 5

    SP - 106

    EP - 117

    JO - IPSJ Transactions on System LSI Design Methodology

    JF - IPSJ Transactions on System LSI Design Methodology

    SN - 1882-6687

    ER -