Energy efficient processing engine in LDPC application with high-speed charge recovery logic

Yimeng Zhang, Mengshu Huang, Nan Wang, Satoshi Goto, Tsutomu Yoshihara

    Research output: Contribution to journalArticle

    1 Citation (Scopus)

    Abstract

    This paper presents a Processing Engine (PE) which is used in Low Density Parity Codec (LDPC) application with a novel charge-recovery logic called pseudo-NMOS boost logic (pNBL), to achieve high-speed and low power dissipation. pNBL is a high-overdriven and low area consuming charge recovery logic, which belongs to boost logic family. Proposed Processing Engine is used in LDPC circuit to reduce operating power dissipation and increase the processing speed. To demonstrate the performance of proposed PE, a test chip is designed and fabricated with 0.18 2m CMOS technology. Simulation results indicate that proposed PE with pNBL dissipates only 1 pJ/cycle when working at the frequency of 403 MHz, which is only 36% of PE with the conventional static CMOS gates. The measurement results show that the test chip can work as high as 609 MHz with the energy dissipation of 2.1 pJ/cycle.

    Original languageEnglish
    Pages (from-to)341-352
    Number of pages12
    JournalJournal of Semiconductor Technology and Science
    Volume12
    Issue number3
    DOIs
    Publication statusPublished - 2012 Sep

    Fingerprint

    Engines
    Recovery
    Processing
    Energy dissipation
    Networks (circuits)

    Keywords

    • Adiabatic logic
    • Boost logic
    • Low energy dissipation
    • Processing engine

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Electronic, Optical and Magnetic Materials

    Cite this

    Energy efficient processing engine in LDPC application with high-speed charge recovery logic. / Zhang, Yimeng; Huang, Mengshu; Wang, Nan; Goto, Satoshi; Yoshihara, Tsutomu.

    In: Journal of Semiconductor Technology and Science, Vol. 12, No. 3, 09.2012, p. 341-352.

    Research output: Contribution to journalArticle

    Zhang, Yimeng ; Huang, Mengshu ; Wang, Nan ; Goto, Satoshi ; Yoshihara, Tsutomu. / Energy efficient processing engine in LDPC application with high-speed charge recovery logic. In: Journal of Semiconductor Technology and Science. 2012 ; Vol. 12, No. 3. pp. 341-352.
    @article{4955e40505e14dcba69d28bf9e0d841a,
    title = "Energy efficient processing engine in LDPC application with high-speed charge recovery logic",
    abstract = "This paper presents a Processing Engine (PE) which is used in Low Density Parity Codec (LDPC) application with a novel charge-recovery logic called pseudo-NMOS boost logic (pNBL), to achieve high-speed and low power dissipation. pNBL is a high-overdriven and low area consuming charge recovery logic, which belongs to boost logic family. Proposed Processing Engine is used in LDPC circuit to reduce operating power dissipation and increase the processing speed. To demonstrate the performance of proposed PE, a test chip is designed and fabricated with 0.18 2m CMOS technology. Simulation results indicate that proposed PE with pNBL dissipates only 1 pJ/cycle when working at the frequency of 403 MHz, which is only 36{\%} of PE with the conventional static CMOS gates. The measurement results show that the test chip can work as high as 609 MHz with the energy dissipation of 2.1 pJ/cycle.",
    keywords = "Adiabatic logic, Boost logic, Low energy dissipation, Processing engine",
    author = "Yimeng Zhang and Mengshu Huang and Nan Wang and Satoshi Goto and Tsutomu Yoshihara",
    year = "2012",
    month = "9",
    doi = "10.5573/JSTS.2012.12.3.341",
    language = "English",
    volume = "12",
    pages = "341--352",
    journal = "Journal of Semiconductor Technology and Science",
    issn = "1598-1657",
    publisher = "Institute of Electronics Engineers of Korea",
    number = "3",

    }

    TY - JOUR

    T1 - Energy efficient processing engine in LDPC application with high-speed charge recovery logic

    AU - Zhang, Yimeng

    AU - Huang, Mengshu

    AU - Wang, Nan

    AU - Goto, Satoshi

    AU - Yoshihara, Tsutomu

    PY - 2012/9

    Y1 - 2012/9

    N2 - This paper presents a Processing Engine (PE) which is used in Low Density Parity Codec (LDPC) application with a novel charge-recovery logic called pseudo-NMOS boost logic (pNBL), to achieve high-speed and low power dissipation. pNBL is a high-overdriven and low area consuming charge recovery logic, which belongs to boost logic family. Proposed Processing Engine is used in LDPC circuit to reduce operating power dissipation and increase the processing speed. To demonstrate the performance of proposed PE, a test chip is designed and fabricated with 0.18 2m CMOS technology. Simulation results indicate that proposed PE with pNBL dissipates only 1 pJ/cycle when working at the frequency of 403 MHz, which is only 36% of PE with the conventional static CMOS gates. The measurement results show that the test chip can work as high as 609 MHz with the energy dissipation of 2.1 pJ/cycle.

    AB - This paper presents a Processing Engine (PE) which is used in Low Density Parity Codec (LDPC) application with a novel charge-recovery logic called pseudo-NMOS boost logic (pNBL), to achieve high-speed and low power dissipation. pNBL is a high-overdriven and low area consuming charge recovery logic, which belongs to boost logic family. Proposed Processing Engine is used in LDPC circuit to reduce operating power dissipation and increase the processing speed. To demonstrate the performance of proposed PE, a test chip is designed and fabricated with 0.18 2m CMOS technology. Simulation results indicate that proposed PE with pNBL dissipates only 1 pJ/cycle when working at the frequency of 403 MHz, which is only 36% of PE with the conventional static CMOS gates. The measurement results show that the test chip can work as high as 609 MHz with the energy dissipation of 2.1 pJ/cycle.

    KW - Adiabatic logic

    KW - Boost logic

    KW - Low energy dissipation

    KW - Processing engine

    UR - http://www.scopus.com/inward/record.url?scp=84867694333&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84867694333&partnerID=8YFLogxK

    U2 - 10.5573/JSTS.2012.12.3.341

    DO - 10.5573/JSTS.2012.12.3.341

    M3 - Article

    VL - 12

    SP - 341

    EP - 352

    JO - Journal of Semiconductor Technology and Science

    JF - Journal of Semiconductor Technology and Science

    SN - 1598-1657

    IS - 3

    ER -