Energy evaluation for two-level on-chip cache with non-volatile memory on mobile processors

Shota Matsuno, Masashi Tawada, Masao Yanagisawa, Shinji Kimura, Nozomu Togawa, Tadahiko Sugibayashi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

As leakage power of traditional SRAM becomes larger, a ratio of static energy in total energy of memory architecture becomes also larger. Non-volatile memory (NVM) has many advantages over SRAM, such as high density, low leakage power, and non-volatility, but consumes too much write energy. In this paper, we evaluate energy consumption of two-level cache using NVM in part on mobile processors and confirm that it effectively reduces energy consumption.

Original languageEnglish
Title of host publicationProceedings of International Conference on ASIC
PublisherIEEE Computer Society
ISBN (Print)9781467364157
DOIs
Publication statusPublished - 2013
Event2013 IEEE 10th International Conference on ASIC, ASICON 2013 - Shenzhen
Duration: 2013 Oct 282013 Oct 31

Other

Other2013 IEEE 10th International Conference on ASIC, ASICON 2013
CityShenzhen
Period13/10/2813/10/31

Fingerprint

Static random access storage
Energy utilization
Data storage equipment
Memory architecture

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Matsuno, S., Tawada, M., Yanagisawa, M., Kimura, S., Togawa, N., & Sugibayashi, T. (2013). Energy evaluation for two-level on-chip cache with non-volatile memory on mobile processors. In Proceedings of International Conference on ASIC [6811826] IEEE Computer Society. https://doi.org/10.1109/ASICON.2013.6811826

Energy evaluation for two-level on-chip cache with non-volatile memory on mobile processors. / Matsuno, Shota; Tawada, Masashi; Yanagisawa, Masao; Kimura, Shinji; Togawa, Nozomu; Sugibayashi, Tadahiko.

Proceedings of International Conference on ASIC. IEEE Computer Society, 2013. 6811826.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Matsuno, S, Tawada, M, Yanagisawa, M, Kimura, S, Togawa, N & Sugibayashi, T 2013, Energy evaluation for two-level on-chip cache with non-volatile memory on mobile processors. in Proceedings of International Conference on ASIC., 6811826, IEEE Computer Society, 2013 IEEE 10th International Conference on ASIC, ASICON 2013, Shenzhen, 13/10/28. https://doi.org/10.1109/ASICON.2013.6811826
Matsuno, Shota ; Tawada, Masashi ; Yanagisawa, Masao ; Kimura, Shinji ; Togawa, Nozomu ; Sugibayashi, Tadahiko. / Energy evaluation for two-level on-chip cache with non-volatile memory on mobile processors. Proceedings of International Conference on ASIC. IEEE Computer Society, 2013.
@inproceedings{09c93f71134d4d92aa5f59a6feb0b27a,
title = "Energy evaluation for two-level on-chip cache with non-volatile memory on mobile processors",
abstract = "As leakage power of traditional SRAM becomes larger, a ratio of static energy in total energy of memory architecture becomes also larger. Non-volatile memory (NVM) has many advantages over SRAM, such as high density, low leakage power, and non-volatility, but consumes too much write energy. In this paper, we evaluate energy consumption of two-level cache using NVM in part on mobile processors and confirm that it effectively reduces energy consumption.",
author = "Shota Matsuno and Masashi Tawada and Masao Yanagisawa and Shinji Kimura and Nozomu Togawa and Tadahiko Sugibayashi",
year = "2013",
doi = "10.1109/ASICON.2013.6811826",
language = "English",
isbn = "9781467364157",
booktitle = "Proceedings of International Conference on ASIC",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - Energy evaluation for two-level on-chip cache with non-volatile memory on mobile processors

AU - Matsuno, Shota

AU - Tawada, Masashi

AU - Yanagisawa, Masao

AU - Kimura, Shinji

AU - Togawa, Nozomu

AU - Sugibayashi, Tadahiko

PY - 2013

Y1 - 2013

N2 - As leakage power of traditional SRAM becomes larger, a ratio of static energy in total energy of memory architecture becomes also larger. Non-volatile memory (NVM) has many advantages over SRAM, such as high density, low leakage power, and non-volatility, but consumes too much write energy. In this paper, we evaluate energy consumption of two-level cache using NVM in part on mobile processors and confirm that it effectively reduces energy consumption.

AB - As leakage power of traditional SRAM becomes larger, a ratio of static energy in total energy of memory architecture becomes also larger. Non-volatile memory (NVM) has many advantages over SRAM, such as high density, low leakage power, and non-volatility, but consumes too much write energy. In this paper, we evaluate energy consumption of two-level cache using NVM in part on mobile processors and confirm that it effectively reduces energy consumption.

UR - http://www.scopus.com/inward/record.url?scp=84901335531&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84901335531&partnerID=8YFLogxK

U2 - 10.1109/ASICON.2013.6811826

DO - 10.1109/ASICON.2013.6811826

M3 - Conference contribution

SN - 9781467364157

BT - Proceedings of International Conference on ASIC

PB - IEEE Computer Society

ER -