Enhanced partial distortion sorting fast motion estimation algorithm for low-power applications

Yang Song, Takeshi Ikenaga, Satoshi Goto, Zhenyu Liu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents an enhanced partial distortion sorting (EPDS) fast motion estimation (ME) algorithm which is based on the previous partial distortion sorting (PDS) algorithm. Different to PDS which has fixed parameters, in the EPDS algorithm, these parameters are adaptively adjusted to further reduce the computation complexity. Experiments show that the proposed EPDS algorithm has almost the same image quality as PDS but with 30.72% computation reduction. The PDS and EPDS are both realized in 1-D systolic array, under the worst working conditions (1.62V, 125°C) and 166MHz clock frequency, compared with PDS algorithm, the proposed EPDS algorithm can reduce 15.75% power consumption with 0.75K gates hardware increase.

Original languageEnglish
Title of host publicationIEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS
Pages1236-1239
Number of pages4
DOIs
Publication statusPublished - 2006
EventAPCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems -
Duration: 2006 Dec 42006 Dec 6

Other

OtherAPCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems
Period06/12/406/12/6

Fingerprint

Motion estimation
Sorting
Systolic arrays
Image quality
Clocks
Electric power utilization
Hardware

Keywords

  • Motion estimation
  • Partial distortion sorting

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Song, Y., Ikenaga, T., Goto, S., & Liu, Z. (2006). Enhanced partial distortion sorting fast motion estimation algorithm for low-power applications. In IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS (pp. 1236-1239). [4145623] https://doi.org/10.1109/APCCAS.2006.342386

Enhanced partial distortion sorting fast motion estimation algorithm for low-power applications. / Song, Yang; Ikenaga, Takeshi; Goto, Satoshi; Liu, Zhenyu.

IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. 2006. p. 1236-1239 4145623.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Song, Y, Ikenaga, T, Goto, S & Liu, Z 2006, Enhanced partial distortion sorting fast motion estimation algorithm for low-power applications. in IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS., 4145623, pp. 1236-1239, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems, 06/12/4. https://doi.org/10.1109/APCCAS.2006.342386
Song Y, Ikenaga T, Goto S, Liu Z. Enhanced partial distortion sorting fast motion estimation algorithm for low-power applications. In IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. 2006. p. 1236-1239. 4145623 https://doi.org/10.1109/APCCAS.2006.342386
Song, Yang ; Ikenaga, Takeshi ; Goto, Satoshi ; Liu, Zhenyu. / Enhanced partial distortion sorting fast motion estimation algorithm for low-power applications. IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. 2006. pp. 1236-1239
@inproceedings{817c999716f44bef91e51db434671310,
title = "Enhanced partial distortion sorting fast motion estimation algorithm for low-power applications",
abstract = "This paper presents an enhanced partial distortion sorting (EPDS) fast motion estimation (ME) algorithm which is based on the previous partial distortion sorting (PDS) algorithm. Different to PDS which has fixed parameters, in the EPDS algorithm, these parameters are adaptively adjusted to further reduce the computation complexity. Experiments show that the proposed EPDS algorithm has almost the same image quality as PDS but with 30.72{\%} computation reduction. The PDS and EPDS are both realized in 1-D systolic array, under the worst working conditions (1.62V, 125°C) and 166MHz clock frequency, compared with PDS algorithm, the proposed EPDS algorithm can reduce 15.75{\%} power consumption with 0.75K gates hardware increase.",
keywords = "Motion estimation, Partial distortion sorting",
author = "Yang Song and Takeshi Ikenaga and Satoshi Goto and Zhenyu Liu",
year = "2006",
doi = "10.1109/APCCAS.2006.342386",
language = "English",
isbn = "1424403871",
pages = "1236--1239",
booktitle = "IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",

}

TY - GEN

T1 - Enhanced partial distortion sorting fast motion estimation algorithm for low-power applications

AU - Song, Yang

AU - Ikenaga, Takeshi

AU - Goto, Satoshi

AU - Liu, Zhenyu

PY - 2006

Y1 - 2006

N2 - This paper presents an enhanced partial distortion sorting (EPDS) fast motion estimation (ME) algorithm which is based on the previous partial distortion sorting (PDS) algorithm. Different to PDS which has fixed parameters, in the EPDS algorithm, these parameters are adaptively adjusted to further reduce the computation complexity. Experiments show that the proposed EPDS algorithm has almost the same image quality as PDS but with 30.72% computation reduction. The PDS and EPDS are both realized in 1-D systolic array, under the worst working conditions (1.62V, 125°C) and 166MHz clock frequency, compared with PDS algorithm, the proposed EPDS algorithm can reduce 15.75% power consumption with 0.75K gates hardware increase.

AB - This paper presents an enhanced partial distortion sorting (EPDS) fast motion estimation (ME) algorithm which is based on the previous partial distortion sorting (PDS) algorithm. Different to PDS which has fixed parameters, in the EPDS algorithm, these parameters are adaptively adjusted to further reduce the computation complexity. Experiments show that the proposed EPDS algorithm has almost the same image quality as PDS but with 30.72% computation reduction. The PDS and EPDS are both realized in 1-D systolic array, under the worst working conditions (1.62V, 125°C) and 166MHz clock frequency, compared with PDS algorithm, the proposed EPDS algorithm can reduce 15.75% power consumption with 0.75K gates hardware increase.

KW - Motion estimation

KW - Partial distortion sorting

UR - http://www.scopus.com/inward/record.url?scp=50249188281&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=50249188281&partnerID=8YFLogxK

U2 - 10.1109/APCCAS.2006.342386

DO - 10.1109/APCCAS.2006.342386

M3 - Conference contribution

AN - SCOPUS:50249188281

SN - 1424403871

SN - 9781424403875

SP - 1236

EP - 1239

BT - IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

ER -