Equalization technique of inner chip distortion on multi-carrier CDMA scheme

Soichi Watanabe, Takuro Sato, Takeo Abe

Research output: Chapter in Book/Report/Conference proceedingChapter

1 Citation (Scopus)

Abstract

This paper describes an equalization scheme of an inner chip disortion which is caused by multi-path fading on a multi-carrier CDMA system. The proposed equalization scheme uses Auto-regressive Process model (AR) and prediction parameters of AR are obtained by Recursive Least Square algorithm (RLS). Simulation results of the multi-carrier CDMA system using the inner chip equalizer clarified that BER is 1.1×10-2 at 20 dB of Eb/NO under the condition of two multi-path fading environments of which delay time is 2μsec and 100 Hz of fading frequency. In the evaluation of system parameters of the multi-carrier CDMA, number of subchannels are 16, data rate is 32 kbps and spreading ratio is 16.

Original languageEnglish
Title of host publicationIEEE VTS 50th Vehicular Technology Conference, VTC 1999-Fall
Pages2418-2421
Number of pages4
Volume3
Publication statusPublished - 1999
Externally publishedYes
EventIEEE VTS 50th Vehicular Technology Conference, VTC 1999-Fall - Houston, TX, USA
Duration: 1999 Sep 191999 Sep 22

Other

OtherIEEE VTS 50th Vehicular Technology Conference, VTC 1999-Fall
CityHouston, TX, USA
Period99/9/1999/9/22

Fingerprint

Code division multiple access
Multipath fading
Equalizers
Time delay

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Watanabe, S., Sato, T., & Abe, T. (1999). Equalization technique of inner chip distortion on multi-carrier CDMA scheme. In IEEE VTS 50th Vehicular Technology Conference, VTC 1999-Fall (Vol. 3, pp. 2418-2421)

Equalization technique of inner chip distortion on multi-carrier CDMA scheme. / Watanabe, Soichi; Sato, Takuro; Abe, Takeo.

IEEE VTS 50th Vehicular Technology Conference, VTC 1999-Fall. Vol. 3 1999. p. 2418-2421.

Research output: Chapter in Book/Report/Conference proceedingChapter

Watanabe, S, Sato, T & Abe, T 1999, Equalization technique of inner chip distortion on multi-carrier CDMA scheme. in IEEE VTS 50th Vehicular Technology Conference, VTC 1999-Fall. vol. 3, pp. 2418-2421, IEEE VTS 50th Vehicular Technology Conference, VTC 1999-Fall, Houston, TX, USA, 99/9/19.
Watanabe S, Sato T, Abe T. Equalization technique of inner chip distortion on multi-carrier CDMA scheme. In IEEE VTS 50th Vehicular Technology Conference, VTC 1999-Fall. Vol. 3. 1999. p. 2418-2421
Watanabe, Soichi ; Sato, Takuro ; Abe, Takeo. / Equalization technique of inner chip distortion on multi-carrier CDMA scheme. IEEE VTS 50th Vehicular Technology Conference, VTC 1999-Fall. Vol. 3 1999. pp. 2418-2421
@inbook{b993650e94c34a77b09660638a4d0563,
title = "Equalization technique of inner chip distortion on multi-carrier CDMA scheme",
abstract = "This paper describes an equalization scheme of an inner chip disortion which is caused by multi-path fading on a multi-carrier CDMA system. The proposed equalization scheme uses Auto-regressive Process model (AR) and prediction parameters of AR are obtained by Recursive Least Square algorithm (RLS). Simulation results of the multi-carrier CDMA system using the inner chip equalizer clarified that BER is 1.1×10-2 at 20 dB of Eb/NO under the condition of two multi-path fading environments of which delay time is 2μsec and 100 Hz of fading frequency. In the evaluation of system parameters of the multi-carrier CDMA, number of subchannels are 16, data rate is 32 kbps and spreading ratio is 16.",
author = "Soichi Watanabe and Takuro Sato and Takeo Abe",
year = "1999",
language = "English",
isbn = "0780354354",
volume = "3",
pages = "2418--2421",
booktitle = "IEEE VTS 50th Vehicular Technology Conference, VTC 1999-Fall",

}

TY - CHAP

T1 - Equalization technique of inner chip distortion on multi-carrier CDMA scheme

AU - Watanabe, Soichi

AU - Sato, Takuro

AU - Abe, Takeo

PY - 1999

Y1 - 1999

N2 - This paper describes an equalization scheme of an inner chip disortion which is caused by multi-path fading on a multi-carrier CDMA system. The proposed equalization scheme uses Auto-regressive Process model (AR) and prediction parameters of AR are obtained by Recursive Least Square algorithm (RLS). Simulation results of the multi-carrier CDMA system using the inner chip equalizer clarified that BER is 1.1×10-2 at 20 dB of Eb/NO under the condition of two multi-path fading environments of which delay time is 2μsec and 100 Hz of fading frequency. In the evaluation of system parameters of the multi-carrier CDMA, number of subchannels are 16, data rate is 32 kbps and spreading ratio is 16.

AB - This paper describes an equalization scheme of an inner chip disortion which is caused by multi-path fading on a multi-carrier CDMA system. The proposed equalization scheme uses Auto-regressive Process model (AR) and prediction parameters of AR are obtained by Recursive Least Square algorithm (RLS). Simulation results of the multi-carrier CDMA system using the inner chip equalizer clarified that BER is 1.1×10-2 at 20 dB of Eb/NO under the condition of two multi-path fading environments of which delay time is 2μsec and 100 Hz of fading frequency. In the evaluation of system parameters of the multi-carrier CDMA, number of subchannels are 16, data rate is 32 kbps and spreading ratio is 16.

UR - http://www.scopus.com/inward/record.url?scp=0032625496&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032625496&partnerID=8YFLogxK

M3 - Chapter

AN - SCOPUS:0032625496

SN - 0780354354

VL - 3

SP - 2418

EP - 2421

BT - IEEE VTS 50th Vehicular Technology Conference, VTC 1999-Fall

ER -