Error rate decrease through hamming weight change for NAND flash

Chong Zhang, Mengshu Huang, Leona Okamura, Tsutomu Yoshihara

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)

    Abstract

    NAND Flash memory is widely used in recent SoCs. High density NAND Flash requires Error Correcting Code (ECC) mechanism to guarantee data integrity. We propose an efficient ECC model which decrease multi bit errors by considering the Flash memory's characteristic. According to the Flash memory mechanism, 0's error is more likely to happen than 1's error. The proposed error control code counts the number of '1' in a word and inverts all bits to keep the number of 1 is more than that of 0s, which signify a high quantity of Hamming weight. We confirm that the proposed method is not only effective for single error but also dramatically effective for multi bit error.

    Original languageEnglish
    Title of host publicationISCIT 2010 - 2010 10th International Symposium on Communications and Information Technologies
    Pages1079-1082
    Number of pages4
    DOIs
    Publication statusPublished - 2010
    Event2010 10th International Symposium on Communications and Information Technologies, ISCIT 2010 - Tokyo
    Duration: 2010 Oct 262010 Oct 29

    Other

    Other2010 10th International Symposium on Communications and Information Technologies, ISCIT 2010
    CityTokyo
    Period10/10/2610/10/29

    Fingerprint

    Flash memory

    ASJC Scopus subject areas

    • Computer Networks and Communications
    • Information Systems

    Cite this

    Zhang, C., Huang, M., Okamura, L., & Yoshihara, T. (2010). Error rate decrease through hamming weight change for NAND flash. In ISCIT 2010 - 2010 10th International Symposium on Communications and Information Technologies (pp. 1079-1082). [5665147] https://doi.org/10.1109/ISCIT.2010.5665147

    Error rate decrease through hamming weight change for NAND flash. / Zhang, Chong; Huang, Mengshu; Okamura, Leona; Yoshihara, Tsutomu.

    ISCIT 2010 - 2010 10th International Symposium on Communications and Information Technologies. 2010. p. 1079-1082 5665147.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Zhang, C, Huang, M, Okamura, L & Yoshihara, T 2010, Error rate decrease through hamming weight change for NAND flash. in ISCIT 2010 - 2010 10th International Symposium on Communications and Information Technologies., 5665147, pp. 1079-1082, 2010 10th International Symposium on Communications and Information Technologies, ISCIT 2010, Tokyo, 10/10/26. https://doi.org/10.1109/ISCIT.2010.5665147
    Zhang C, Huang M, Okamura L, Yoshihara T. Error rate decrease through hamming weight change for NAND flash. In ISCIT 2010 - 2010 10th International Symposium on Communications and Information Technologies. 2010. p. 1079-1082. 5665147 https://doi.org/10.1109/ISCIT.2010.5665147
    Zhang, Chong ; Huang, Mengshu ; Okamura, Leona ; Yoshihara, Tsutomu. / Error rate decrease through hamming weight change for NAND flash. ISCIT 2010 - 2010 10th International Symposium on Communications and Information Technologies. 2010. pp. 1079-1082
    @inproceedings{316b231bbf8d4a29b8bf9d90b5a7a784,
    title = "Error rate decrease through hamming weight change for NAND flash",
    abstract = "NAND Flash memory is widely used in recent SoCs. High density NAND Flash requires Error Correcting Code (ECC) mechanism to guarantee data integrity. We propose an efficient ECC model which decrease multi bit errors by considering the Flash memory's characteristic. According to the Flash memory mechanism, 0's error is more likely to happen than 1's error. The proposed error control code counts the number of '1' in a word and inverts all bits to keep the number of 1 is more than that of 0s, which signify a high quantity of Hamming weight. We confirm that the proposed method is not only effective for single error but also dramatically effective for multi bit error.",
    author = "Chong Zhang and Mengshu Huang and Leona Okamura and Tsutomu Yoshihara",
    year = "2010",
    doi = "10.1109/ISCIT.2010.5665147",
    language = "English",
    isbn = "9781424470105",
    pages = "1079--1082",
    booktitle = "ISCIT 2010 - 2010 10th International Symposium on Communications and Information Technologies",

    }

    TY - GEN

    T1 - Error rate decrease through hamming weight change for NAND flash

    AU - Zhang, Chong

    AU - Huang, Mengshu

    AU - Okamura, Leona

    AU - Yoshihara, Tsutomu

    PY - 2010

    Y1 - 2010

    N2 - NAND Flash memory is widely used in recent SoCs. High density NAND Flash requires Error Correcting Code (ECC) mechanism to guarantee data integrity. We propose an efficient ECC model which decrease multi bit errors by considering the Flash memory's characteristic. According to the Flash memory mechanism, 0's error is more likely to happen than 1's error. The proposed error control code counts the number of '1' in a word and inverts all bits to keep the number of 1 is more than that of 0s, which signify a high quantity of Hamming weight. We confirm that the proposed method is not only effective for single error but also dramatically effective for multi bit error.

    AB - NAND Flash memory is widely used in recent SoCs. High density NAND Flash requires Error Correcting Code (ECC) mechanism to guarantee data integrity. We propose an efficient ECC model which decrease multi bit errors by considering the Flash memory's characteristic. According to the Flash memory mechanism, 0's error is more likely to happen than 1's error. The proposed error control code counts the number of '1' in a word and inverts all bits to keep the number of 1 is more than that of 0s, which signify a high quantity of Hamming weight. We confirm that the proposed method is not only effective for single error but also dramatically effective for multi bit error.

    UR - http://www.scopus.com/inward/record.url?scp=78651234986&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=78651234986&partnerID=8YFLogxK

    U2 - 10.1109/ISCIT.2010.5665147

    DO - 10.1109/ISCIT.2010.5665147

    M3 - Conference contribution

    AN - SCOPUS:78651234986

    SN - 9781424470105

    SP - 1079

    EP - 1082

    BT - ISCIT 2010 - 2010 10th International Symposium on Communications and Information Technologies

    ER -