Exploring partitions based on search space smoothing for heterogeneous multiprocessor system

Kang Zhao*, Jiniaii Bian, Sheqin Dong, Yang Song, Satoshi Goto

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review


Programming the multiprocessor system-on-chip (MP-SoC) requires partitioning the sequential reference programs onto multiple processors running in parallel. However, designers still need to partition the code manually due to the lack of automated partition techniques. To settle this issue, this paper proposes a partition exploration algorithm based on the search space smoothing techniques, and implements the proposed method using a commercial extensible processor (Xtensa LX2 processor from Tensilica Inc.). We have Verified the feasibility of the algorithm by implementing the MPEG2 benchmark on the Xtensa-based two-processor system. The final experimental results indicate a performance improvement of at least 1.6× compared to the single-processor system.

Original languageEnglish
Pages (from-to)2456-2464
Number of pages9
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Issue number9
Publication statusPublished - 2008 Sept


  • ASIP
  • CAD algorithm
  • Hardware/software partitioning
  • MPSoC
  • Search space smoothing

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Graphics and Computer-Aided Design
  • Applied Mathematics
  • Signal Processing


Dive into the research topics of 'Exploring partitions based on search space smoothing for heterogeneous multiprocessor system'. Together they form a unique fingerprint.

Cite this