Fabrication of an integrated microprobing head for fault analysis of mos integrated circuits

Shuichi Shoji*, Masayoshi Esashi, Tadayuki Matsuo

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)

Abstract

The fabrication of an integrated microprobing head for fault analysis of MOS ICs is described. The micrpoprobe is etched out from a silicon wafer to a tip size of about 10 μm and it has an NMOS impedance transformer intergrated very close to the tip. The input capacitance of this device is smaller than 0.1 pF and the delay time (at 50% of the final value) is lower than 100 ns at a 100 kΩ signal source resitance. This is a significant improvement n the response time of a conventional microprobe.

Original languageEnglish
Pages (from-to)125-132
Number of pages8
JournalSensors and Actuators
Volume14
Issue number2
DOIs
Publication statusPublished - 1988 Jun
Externally publishedYes

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint

Dive into the research topics of 'Fabrication of an integrated microprobing head for fault analysis of mos integrated circuits'. Together they form a unique fingerprint.

Cite this