Fabrication of three dimensional silicon slopes using mask With square openings

Yusuke Takei, Takahiro Ohori, Tomoyuki Takahata, Tetsuo Kan, Eiji Iwase, Kiyoshi Matsumoto, Isao Shimoyama

Research output: Contribution to journalArticle

Abstract

We propose a fabrication method of three-dimensional silicon slopes using RIE-lag. RIE-lag is a lag of an etching rate depending on square openings area of a mask. We measured relationship between area of square openings and etched depths. We confirmed that etched depths were defined as a function of the square openings. With this relationship, we designed a mask with various sizes of the squares for slope structures. Square openings of various sizes were patterned using EB lithography. Silicon was etched vertically with ICP-RIE (Inductive Coupled Plasma - Reactive Ion Etching). By RIE-lag, trenches with multiple depths depending on the area of the square openings were formed. Silicon surface was smoothed by SF6 isotropic dry etching. As a result, by the combination of ICP-RIE anisotropic etching RIE-lag and SF6 isotropic etching, we fabricated 57° silicon slopes of surface roughness 10 nm in plane and 35 nm in slope surface.

Original languageEnglish
JournalIEEJ Transactions on Sensors and Micromachines
Volume130
Issue number5
DOIs
Publication statusPublished - 2010
Externally publishedYes

Fingerprint

Reactive ion etching
Masks
Fabrication
Silicon
Plasma etching
Etching
Anisotropic etching
Dry etching
Lithography
Surface roughness

Keywords

  • ICP-RIE
  • RIE-lag
  • Square openings
  • Three dimensional structures

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Mechanical Engineering

Cite this

Fabrication of three dimensional silicon slopes using mask With square openings. / Takei, Yusuke; Ohori, Takahiro; Takahata, Tomoyuki; Kan, Tetsuo; Iwase, Eiji; Matsumoto, Kiyoshi; Shimoyama, Isao.

In: IEEJ Transactions on Sensors and Micromachines, Vol. 130, No. 5, 2010.

Research output: Contribution to journalArticle

Takei, Yusuke ; Ohori, Takahiro ; Takahata, Tomoyuki ; Kan, Tetsuo ; Iwase, Eiji ; Matsumoto, Kiyoshi ; Shimoyama, Isao. / Fabrication of three dimensional silicon slopes using mask With square openings. In: IEEJ Transactions on Sensors and Micromachines. 2010 ; Vol. 130, No. 5.
@article{b07f9d3c47164ea18f67fe9c37c12cd2,
title = "Fabrication of three dimensional silicon slopes using mask With square openings",
abstract = "We propose a fabrication method of three-dimensional silicon slopes using RIE-lag. RIE-lag is a lag of an etching rate depending on square openings area of a mask. We measured relationship between area of square openings and etched depths. We confirmed that etched depths were defined as a function of the square openings. With this relationship, we designed a mask with various sizes of the squares for slope structures. Square openings of various sizes were patterned using EB lithography. Silicon was etched vertically with ICP-RIE (Inductive Coupled Plasma - Reactive Ion Etching). By RIE-lag, trenches with multiple depths depending on the area of the square openings were formed. Silicon surface was smoothed by SF6 isotropic dry etching. As a result, by the combination of ICP-RIE anisotropic etching RIE-lag and SF6 isotropic etching, we fabricated 57° silicon slopes of surface roughness 10 nm in plane and 35 nm in slope surface.",
keywords = "ICP-RIE, RIE-lag, Square openings, Three dimensional structures",
author = "Yusuke Takei and Takahiro Ohori and Tomoyuki Takahata and Tetsuo Kan and Eiji Iwase and Kiyoshi Matsumoto and Isao Shimoyama",
year = "2010",
doi = "10.1541/ieejsmas.130.182",
language = "English",
volume = "130",
journal = "IEEJ Transactions on Sensors and Micromachines",
issn = "1341-8939",
publisher = "The Institute of Electrical Engineers of Japan",
number = "5",

}

TY - JOUR

T1 - Fabrication of three dimensional silicon slopes using mask With square openings

AU - Takei, Yusuke

AU - Ohori, Takahiro

AU - Takahata, Tomoyuki

AU - Kan, Tetsuo

AU - Iwase, Eiji

AU - Matsumoto, Kiyoshi

AU - Shimoyama, Isao

PY - 2010

Y1 - 2010

N2 - We propose a fabrication method of three-dimensional silicon slopes using RIE-lag. RIE-lag is a lag of an etching rate depending on square openings area of a mask. We measured relationship between area of square openings and etched depths. We confirmed that etched depths were defined as a function of the square openings. With this relationship, we designed a mask with various sizes of the squares for slope structures. Square openings of various sizes were patterned using EB lithography. Silicon was etched vertically with ICP-RIE (Inductive Coupled Plasma - Reactive Ion Etching). By RIE-lag, trenches with multiple depths depending on the area of the square openings were formed. Silicon surface was smoothed by SF6 isotropic dry etching. As a result, by the combination of ICP-RIE anisotropic etching RIE-lag and SF6 isotropic etching, we fabricated 57° silicon slopes of surface roughness 10 nm in plane and 35 nm in slope surface.

AB - We propose a fabrication method of three-dimensional silicon slopes using RIE-lag. RIE-lag is a lag of an etching rate depending on square openings area of a mask. We measured relationship between area of square openings and etched depths. We confirmed that etched depths were defined as a function of the square openings. With this relationship, we designed a mask with various sizes of the squares for slope structures. Square openings of various sizes were patterned using EB lithography. Silicon was etched vertically with ICP-RIE (Inductive Coupled Plasma - Reactive Ion Etching). By RIE-lag, trenches with multiple depths depending on the area of the square openings were formed. Silicon surface was smoothed by SF6 isotropic dry etching. As a result, by the combination of ICP-RIE anisotropic etching RIE-lag and SF6 isotropic etching, we fabricated 57° silicon slopes of surface roughness 10 nm in plane and 35 nm in slope surface.

KW - ICP-RIE

KW - RIE-lag

KW - Square openings

KW - Three dimensional structures

UR - http://www.scopus.com/inward/record.url?scp=77953554189&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77953554189&partnerID=8YFLogxK

U2 - 10.1541/ieejsmas.130.182

DO - 10.1541/ieejsmas.130.182

M3 - Article

VL - 130

JO - IEEJ Transactions on Sensors and Micromachines

JF - IEEJ Transactions on Sensors and Micromachines

SN - 1341-8939

IS - 5

ER -