Fast SAO estimation algorithm and its implementation for 8K × 4K @ 120 FPS HEVC encoding

Jiayi Zhu, Dajiang Zhou, Shinji Kimura, Satoshi Goto

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

High efficiency video coding (HEVC) is the new generation video compression standard. Sample adaptive offset (SAO) is a new compression tool adopted in HEVC which reduces the distortion between original samples and reconstructed samples. SAO estimation is the process of determining SAO parameters in video encoding. It is divided into two phases: statistic collection and parameters determination. There are two difficulties for VLSI implementation of SAO estimation. The first is that there are huge amount of samples to deal with in statistic collection phase. The other is that the complexity of Rate Distortion Optimization (RDO) in parameters determination phase is very high. In this article, a fast SAO estimation algorithm and its corresponding VLSI architecture are proposed. For the first difficulty, we use bitmaps to collect statistics of all the 16 samples in one 4 × 4 block simultaneously. For the second difficulty, we simplify a series of complicated procedures in HM to balance the algorithms complexity and BD-rate performance. Experimental results show that the proposed algorithm maintains the picture quality improvement. The VLSI design based on this algorithm can be implemented using 156.32 K gates, 8,832 bits single port RAM for 8 bits depth case. It can be synthesized to 400 MHz @ 65 nm technology and is capable of 8K × 4K @ 120 fps encoding.

Original languageEnglish
Pages (from-to)2488-2497
Number of pages10
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE97A
Issue number12
DOIs
Publication statusPublished - 2014 Dec 1

Fingerprint

Video Coding
Estimation Algorithms
Image coding
High Efficiency
Encoding
Statistics
Random access storage
Image compression
Statistic
Rate-distortion Optimization
VLSI Architecture
VLSI Design
Video Compression
Algorithm Complexity
Quality Improvement
Simplify
Compression
Series
Experimental Results

Keywords

  • High efficiency video coding
  • Rate Distortion Optimization (RDO) VLSI architecture
  • Sample adaptive offset

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Graphics and Computer-Aided Design
  • Applied Mathematics
  • Signal Processing

Cite this

Fast SAO estimation algorithm and its implementation for 8K × 4K @ 120 FPS HEVC encoding. / Zhu, Jiayi; Zhou, Dajiang; Kimura, Shinji; Goto, Satoshi.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E97A, No. 12, 01.12.2014, p. 2488-2497.

Research output: Contribution to journalArticle

@article{0a987eb7f4a54dc582ec717510c32219,
title = "Fast SAO estimation algorithm and its implementation for 8K × 4K @ 120 FPS HEVC encoding",
abstract = "High efficiency video coding (HEVC) is the new generation video compression standard. Sample adaptive offset (SAO) is a new compression tool adopted in HEVC which reduces the distortion between original samples and reconstructed samples. SAO estimation is the process of determining SAO parameters in video encoding. It is divided into two phases: statistic collection and parameters determination. There are two difficulties for VLSI implementation of SAO estimation. The first is that there are huge amount of samples to deal with in statistic collection phase. The other is that the complexity of Rate Distortion Optimization (RDO) in parameters determination phase is very high. In this article, a fast SAO estimation algorithm and its corresponding VLSI architecture are proposed. For the first difficulty, we use bitmaps to collect statistics of all the 16 samples in one 4 × 4 block simultaneously. For the second difficulty, we simplify a series of complicated procedures in HM to balance the algorithms complexity and BD-rate performance. Experimental results show that the proposed algorithm maintains the picture quality improvement. The VLSI design based on this algorithm can be implemented using 156.32 K gates, 8,832 bits single port RAM for 8 bits depth case. It can be synthesized to 400 MHz @ 65 nm technology and is capable of 8K × 4K @ 120 fps encoding.",
keywords = "High efficiency video coding, Rate Distortion Optimization (RDO) VLSI architecture, Sample adaptive offset",
author = "Jiayi Zhu and Dajiang Zhou and Shinji Kimura and Satoshi Goto",
year = "2014",
month = "12",
day = "1",
doi = "10.1587/transfun.E97.A.2488",
language = "English",
volume = "E97A",
pages = "2488--2497",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "12",

}

TY - JOUR

T1 - Fast SAO estimation algorithm and its implementation for 8K × 4K @ 120 FPS HEVC encoding

AU - Zhu, Jiayi

AU - Zhou, Dajiang

AU - Kimura, Shinji

AU - Goto, Satoshi

PY - 2014/12/1

Y1 - 2014/12/1

N2 - High efficiency video coding (HEVC) is the new generation video compression standard. Sample adaptive offset (SAO) is a new compression tool adopted in HEVC which reduces the distortion between original samples and reconstructed samples. SAO estimation is the process of determining SAO parameters in video encoding. It is divided into two phases: statistic collection and parameters determination. There are two difficulties for VLSI implementation of SAO estimation. The first is that there are huge amount of samples to deal with in statistic collection phase. The other is that the complexity of Rate Distortion Optimization (RDO) in parameters determination phase is very high. In this article, a fast SAO estimation algorithm and its corresponding VLSI architecture are proposed. For the first difficulty, we use bitmaps to collect statistics of all the 16 samples in one 4 × 4 block simultaneously. For the second difficulty, we simplify a series of complicated procedures in HM to balance the algorithms complexity and BD-rate performance. Experimental results show that the proposed algorithm maintains the picture quality improvement. The VLSI design based on this algorithm can be implemented using 156.32 K gates, 8,832 bits single port RAM for 8 bits depth case. It can be synthesized to 400 MHz @ 65 nm technology and is capable of 8K × 4K @ 120 fps encoding.

AB - High efficiency video coding (HEVC) is the new generation video compression standard. Sample adaptive offset (SAO) is a new compression tool adopted in HEVC which reduces the distortion between original samples and reconstructed samples. SAO estimation is the process of determining SAO parameters in video encoding. It is divided into two phases: statistic collection and parameters determination. There are two difficulties for VLSI implementation of SAO estimation. The first is that there are huge amount of samples to deal with in statistic collection phase. The other is that the complexity of Rate Distortion Optimization (RDO) in parameters determination phase is very high. In this article, a fast SAO estimation algorithm and its corresponding VLSI architecture are proposed. For the first difficulty, we use bitmaps to collect statistics of all the 16 samples in one 4 × 4 block simultaneously. For the second difficulty, we simplify a series of complicated procedures in HM to balance the algorithms complexity and BD-rate performance. Experimental results show that the proposed algorithm maintains the picture quality improvement. The VLSI design based on this algorithm can be implemented using 156.32 K gates, 8,832 bits single port RAM for 8 bits depth case. It can be synthesized to 400 MHz @ 65 nm technology and is capable of 8K × 4K @ 120 fps encoding.

KW - High efficiency video coding

KW - Rate Distortion Optimization (RDO) VLSI architecture

KW - Sample adaptive offset

UR - http://www.scopus.com/inward/record.url?scp=84924589806&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84924589806&partnerID=8YFLogxK

U2 - 10.1587/transfun.E97.A.2488

DO - 10.1587/transfun.E97.A.2488

M3 - Article

AN - SCOPUS:84924589806

VL - E97A

SP - 2488

EP - 2497

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 12

ER -