Fast SAO estimation algorithm and its VLSI architecture

Jiayi Zhu, Dajiang Zhou, Shinji Kimura, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

SAO estimation is the process of determining SAO parameters in video encoding. There are two difficulties for VLSI implementation of SAO estimation. The first is that there are huge amount of samples to deal with in statistic collection phase. The other is that the complexity of RDO in parameters determination phase is very high. In this article, a fast SAO estimation algorithm and its corresponding VLSI architecture are proposed. For the first difficulty, we use bitmaps to collect statistic of all the 16 samples in one 4×4 block simultaneously. For the second difficulty, we simplify a series of complicated procedures in HM to balance the complexity and BD-rate performance. Experimental results show that the proposed algorithm maintains the picture quality improvement. The VLSI design based on this algorithm can be implemented by 156.32K gates, 8832 bits SPRAM, 400MHz @ 65nm technology and is capable of 8Kx4K @ 120fps encoding.

Original languageEnglish
Title of host publication2014 IEEE International Conference on Image Processing, ICIP 2014
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1278-1282
Number of pages5
ISBN (Print)9781479957514
DOIs
Publication statusPublished - 2014 Jan 28

Fingerprint

Statistics

Keywords

  • estimation
  • HEVC
  • SAO
  • VLSI

ASJC Scopus subject areas

  • Computer Vision and Pattern Recognition

Cite this

Zhu, J., Zhou, D., Kimura, S., & Goto, S. (2014). Fast SAO estimation algorithm and its VLSI architecture. In 2014 IEEE International Conference on Image Processing, ICIP 2014 (pp. 1278-1282). [7025255] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICIP.2014.7025255

Fast SAO estimation algorithm and its VLSI architecture. / Zhu, Jiayi; Zhou, Dajiang; Kimura, Shinji; Goto, Satoshi.

2014 IEEE International Conference on Image Processing, ICIP 2014. Institute of Electrical and Electronics Engineers Inc., 2014. p. 1278-1282 7025255.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zhu, J, Zhou, D, Kimura, S & Goto, S 2014, Fast SAO estimation algorithm and its VLSI architecture. in 2014 IEEE International Conference on Image Processing, ICIP 2014., 7025255, Institute of Electrical and Electronics Engineers Inc., pp. 1278-1282. https://doi.org/10.1109/ICIP.2014.7025255
Zhu J, Zhou D, Kimura S, Goto S. Fast SAO estimation algorithm and its VLSI architecture. In 2014 IEEE International Conference on Image Processing, ICIP 2014. Institute of Electrical and Electronics Engineers Inc. 2014. p. 1278-1282. 7025255 https://doi.org/10.1109/ICIP.2014.7025255
Zhu, Jiayi ; Zhou, Dajiang ; Kimura, Shinji ; Goto, Satoshi. / Fast SAO estimation algorithm and its VLSI architecture. 2014 IEEE International Conference on Image Processing, ICIP 2014. Institute of Electrical and Electronics Engineers Inc., 2014. pp. 1278-1282
@inproceedings{14baea4becd4429fafd533cf07e38401,
title = "Fast SAO estimation algorithm and its VLSI architecture",
abstract = "SAO estimation is the process of determining SAO parameters in video encoding. There are two difficulties for VLSI implementation of SAO estimation. The first is that there are huge amount of samples to deal with in statistic collection phase. The other is that the complexity of RDO in parameters determination phase is very high. In this article, a fast SAO estimation algorithm and its corresponding VLSI architecture are proposed. For the first difficulty, we use bitmaps to collect statistic of all the 16 samples in one 4×4 block simultaneously. For the second difficulty, we simplify a series of complicated procedures in HM to balance the complexity and BD-rate performance. Experimental results show that the proposed algorithm maintains the picture quality improvement. The VLSI design based on this algorithm can be implemented by 156.32K gates, 8832 bits SPRAM, 400MHz @ 65nm technology and is capable of 8Kx4K @ 120fps encoding.",
keywords = "estimation, HEVC, SAO, VLSI",
author = "Jiayi Zhu and Dajiang Zhou and Shinji Kimura and Satoshi Goto",
year = "2014",
month = "1",
day = "28",
doi = "10.1109/ICIP.2014.7025255",
language = "English",
isbn = "9781479957514",
pages = "1278--1282",
booktitle = "2014 IEEE International Conference on Image Processing, ICIP 2014",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Fast SAO estimation algorithm and its VLSI architecture

AU - Zhu, Jiayi

AU - Zhou, Dajiang

AU - Kimura, Shinji

AU - Goto, Satoshi

PY - 2014/1/28

Y1 - 2014/1/28

N2 - SAO estimation is the process of determining SAO parameters in video encoding. There are two difficulties for VLSI implementation of SAO estimation. The first is that there are huge amount of samples to deal with in statistic collection phase. The other is that the complexity of RDO in parameters determination phase is very high. In this article, a fast SAO estimation algorithm and its corresponding VLSI architecture are proposed. For the first difficulty, we use bitmaps to collect statistic of all the 16 samples in one 4×4 block simultaneously. For the second difficulty, we simplify a series of complicated procedures in HM to balance the complexity and BD-rate performance. Experimental results show that the proposed algorithm maintains the picture quality improvement. The VLSI design based on this algorithm can be implemented by 156.32K gates, 8832 bits SPRAM, 400MHz @ 65nm technology and is capable of 8Kx4K @ 120fps encoding.

AB - SAO estimation is the process of determining SAO parameters in video encoding. There are two difficulties for VLSI implementation of SAO estimation. The first is that there are huge amount of samples to deal with in statistic collection phase. The other is that the complexity of RDO in parameters determination phase is very high. In this article, a fast SAO estimation algorithm and its corresponding VLSI architecture are proposed. For the first difficulty, we use bitmaps to collect statistic of all the 16 samples in one 4×4 block simultaneously. For the second difficulty, we simplify a series of complicated procedures in HM to balance the complexity and BD-rate performance. Experimental results show that the proposed algorithm maintains the picture quality improvement. The VLSI design based on this algorithm can be implemented by 156.32K gates, 8832 bits SPRAM, 400MHz @ 65nm technology and is capable of 8Kx4K @ 120fps encoding.

KW - estimation

KW - HEVC

KW - SAO

KW - VLSI

UR - http://www.scopus.com/inward/record.url?scp=84949927878&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84949927878&partnerID=8YFLogxK

U2 - 10.1109/ICIP.2014.7025255

DO - 10.1109/ICIP.2014.7025255

M3 - Conference contribution

AN - SCOPUS:84949927878

SN - 9781479957514

SP - 1278

EP - 1282

BT - 2014 IEEE International Conference on Image Processing, ICIP 2014

PB - Institute of Electrical and Electronics Engineers Inc.

ER -