Fault-tolerant image filter design using GA

Zhiguo Bao; Fangfang Wang; Xiaoming Zhao; Takahiro Watanabe

doi:10.1109/TENCON.2010.5686557

Fault-tolerant image filter design using GA

Zhiguo Bao^*, Fangfang Wang, Xiaoming Zhao, Takahiro Watanabe

^*Corresponding author for this work

Graduate School of Information, Production and Systems

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

4 Citations (Scopus)

Abstract

This paper describes mixed constrained image filter design with fault tolerant using Genetic Algorithm (GA) on a reconfigurable processing array. There may be some faulty Configurable Logic Blocks (CLBs) in a reconfigurable processing array at random. The proposed method with GA autonomously synthesizes a filter fitted to the reconfigurable device with some faults, evaluating the complexity, power and signal delay in both CLBs and wires. An image filter for noise reduction is experimentally synthesized to verify the validity of our method. By evolution, the quality of the optimized image filter on a reconfigurable device with a few faults is almost same as that with no fault.

Original language	English
Title of host publication	TENCON 2010 - 2010 IEEE Region 10 Conference
Pages	897-902
Number of pages	6
DOIs	https://doi.org/10.1109/TENCON.2010.5686557
Publication status	Published - 2010 Dec 1
Event	2010 IEEE Region 10 Conference, TENCON 2010 - Fukuoka, Japan Duration: 2010 Nov 21 → 2010 Nov 24

Publication series

Name	IEEE Region 10 Annual International Conference, Proceedings/TENCON

Other

Other	2010 IEEE Region 10 Conference, TENCON 2010
Country/Territory	Japan
City	Fukuoka
Period	10/11/21 → 10/11/24

ASJC Scopus subject areas

Computer Science Applications
Electrical and Electronic Engineering

Access to Document

10.1109/TENCON.2010.5686557

Cite this

@inproceedings{937c7327f7f2483b9f160ce2bf1b0464,

title = "Fault-tolerant image filter design using GA",

abstract = "This paper describes mixed constrained image filter design with fault tolerant using Genetic Algorithm (GA) on a reconfigurable processing array. There may be some faulty Configurable Logic Blocks (CLBs) in a reconfigurable processing array at random. The proposed method with GA autonomously synthesizes a filter fitted to the reconfigurable device with some faults, evaluating the complexity, power and signal delay in both CLBs and wires. An image filter for noise reduction is experimentally synthesized to verify the validity of our method. By evolution, the quality of the optimized image filter on a reconfigurable device with a few faults is almost same as that with no fault.",

author = "Zhiguo Bao and Fangfang Wang and Xiaoming Zhao and Takahiro Watanabe",

year = "2010",

month = dec,

day = "1",

doi = "10.1109/TENCON.2010.5686557",

language = "English",

isbn = "9781424468904",

series = "IEEE Region 10 Annual International Conference, Proceedings/TENCON",

pages = "897--902",

booktitle = "TENCON 2010 - 2010 IEEE Region 10 Conference",

note = "2010 IEEE Region 10 Conference, TENCON 2010 ; Conference date: 21-11-2010 Through 24-11-2010",

}

TY - GEN

T1 - Fault-tolerant image filter design using GA

AU - Bao, Zhiguo

AU - Wang, Fangfang

AU - Zhao, Xiaoming

AU - Watanabe, Takahiro

PY - 2010/12/1

Y1 - 2010/12/1

N2 - This paper describes mixed constrained image filter design with fault tolerant using Genetic Algorithm (GA) on a reconfigurable processing array. There may be some faulty Configurable Logic Blocks (CLBs) in a reconfigurable processing array at random. The proposed method with GA autonomously synthesizes a filter fitted to the reconfigurable device with some faults, evaluating the complexity, power and signal delay in both CLBs and wires. An image filter for noise reduction is experimentally synthesized to verify the validity of our method. By evolution, the quality of the optimized image filter on a reconfigurable device with a few faults is almost same as that with no fault.

AB - This paper describes mixed constrained image filter design with fault tolerant using Genetic Algorithm (GA) on a reconfigurable processing array. There may be some faulty Configurable Logic Blocks (CLBs) in a reconfigurable processing array at random. The proposed method with GA autonomously synthesizes a filter fitted to the reconfigurable device with some faults, evaluating the complexity, power and signal delay in both CLBs and wires. An image filter for noise reduction is experimentally synthesized to verify the validity of our method. By evolution, the quality of the optimized image filter on a reconfigurable device with a few faults is almost same as that with no fault.

UR - http://www.scopus.com/inward/record.url?scp=79951608995&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79951608995&partnerID=8YFLogxK

U2 - 10.1109/TENCON.2010.5686557

DO - 10.1109/TENCON.2010.5686557

M3 - Conference contribution

AN - SCOPUS:79951608995

SN - 9781424468904

T3 - IEEE Region 10 Annual International Conference, Proceedings/TENCON

SP - 897

EP - 902

BT - TENCON 2010 - 2010 IEEE Region 10 Conference

T2 - 2010 IEEE Region 10 Conference, TENCON 2010

Y2 - 21 November 2010 through 24 November 2010

ER -

Fault-tolerant image filter design using GA

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this