FBC (Floating Body Cell) for Embedded DRAM on SOI

Kazumi Inoh, Tomoaki Shino, Hiroaki Yamada, Hiroomi Nakajima, Yoshihiro Minami, Takashi Yamada, Takashi Ohsawa, Tomoki Higashi, Katsuyuki Fujita, Tamio Ikehashi, Takeshi Kajiyama, Yoshiaki Fukuzumi, Takeshi Hamamoto, Hidemi Ishiuchi

Research output: Contribution to journalArticle

33 Citations (Scopus)

Abstract

The memory cell characteristics of the FBC (Floating Body Cell) have been experimentally verified by 0.17μm cell array for the first time. The FBC is a one-transistor gain cell, which is a suitable structure for the future embedded DRAM on SOI wafer. The memory cell layout and the process integration have been designed from the viewpoint of the logic process compatibility without sacrificing the data retention characteristics. The salicide process with the poly-Si plug is implemented into the process integration. The most important device characteristics for realizing the FBC is the threshold voltage difference (Δ Vth) of the cell transistor between "1" state and "0" state. The key device parameters in order to enlarge the Δ Vth are experimentally clarified. A Δ Vth of 0.4V has been obtained, which leads to 99.77% function bit yield of 96Kbit ADM (Array Diagnostic Monitor). The retention time of 5sec has been realized at the room temperature.

Original languageEnglish
Pages (from-to)63-64
Number of pages2
JournalDigest of Technical Papers - Symposium on VLSI Technology
Publication statusPublished - 2003
Externally publishedYes

Fingerprint

Dynamic random access storage
Transistors
Data storage equipment
Threshold voltage
Polysilicon
Temperature

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Inoh, K., Shino, T., Yamada, H., Nakajima, H., Minami, Y., Yamada, T., ... Ishiuchi, H. (2003). FBC (Floating Body Cell) for Embedded DRAM on SOI. Digest of Technical Papers - Symposium on VLSI Technology, 63-64.

FBC (Floating Body Cell) for Embedded DRAM on SOI. / Inoh, Kazumi; Shino, Tomoaki; Yamada, Hiroaki; Nakajima, Hiroomi; Minami, Yoshihiro; Yamada, Takashi; Ohsawa, Takashi; Higashi, Tomoki; Fujita, Katsuyuki; Ikehashi, Tamio; Kajiyama, Takeshi; Fukuzumi, Yoshiaki; Hamamoto, Takeshi; Ishiuchi, Hidemi.

In: Digest of Technical Papers - Symposium on VLSI Technology, 2003, p. 63-64.

Research output: Contribution to journalArticle

Inoh, K, Shino, T, Yamada, H, Nakajima, H, Minami, Y, Yamada, T, Ohsawa, T, Higashi, T, Fujita, K, Ikehashi, T, Kajiyama, T, Fukuzumi, Y, Hamamoto, T & Ishiuchi, H 2003, 'FBC (Floating Body Cell) for Embedded DRAM on SOI', Digest of Technical Papers - Symposium on VLSI Technology, pp. 63-64.
Inoh K, Shino T, Yamada H, Nakajima H, Minami Y, Yamada T et al. FBC (Floating Body Cell) for Embedded DRAM on SOI. Digest of Technical Papers - Symposium on VLSI Technology. 2003;63-64.
Inoh, Kazumi ; Shino, Tomoaki ; Yamada, Hiroaki ; Nakajima, Hiroomi ; Minami, Yoshihiro ; Yamada, Takashi ; Ohsawa, Takashi ; Higashi, Tomoki ; Fujita, Katsuyuki ; Ikehashi, Tamio ; Kajiyama, Takeshi ; Fukuzumi, Yoshiaki ; Hamamoto, Takeshi ; Ishiuchi, Hidemi. / FBC (Floating Body Cell) for Embedded DRAM on SOI. In: Digest of Technical Papers - Symposium on VLSI Technology. 2003 ; pp. 63-64.
@article{7c5a58a9f8c54a8f8482e733838b64e3,
title = "FBC (Floating Body Cell) for Embedded DRAM on SOI",
abstract = "The memory cell characteristics of the FBC (Floating Body Cell) have been experimentally verified by 0.17μm cell array for the first time. The FBC is a one-transistor gain cell, which is a suitable structure for the future embedded DRAM on SOI wafer. The memory cell layout and the process integration have been designed from the viewpoint of the logic process compatibility without sacrificing the data retention characteristics. The salicide process with the poly-Si plug is implemented into the process integration. The most important device characteristics for realizing the FBC is the threshold voltage difference (Δ Vth) of the cell transistor between {"}1{"} state and {"}0{"} state. The key device parameters in order to enlarge the Δ Vth are experimentally clarified. A Δ Vth of 0.4V has been obtained, which leads to 99.77{\%} function bit yield of 96Kbit ADM (Array Diagnostic Monitor). The retention time of 5sec has been realized at the room temperature.",
author = "Kazumi Inoh and Tomoaki Shino and Hiroaki Yamada and Hiroomi Nakajima and Yoshihiro Minami and Takashi Yamada and Takashi Ohsawa and Tomoki Higashi and Katsuyuki Fujita and Tamio Ikehashi and Takeshi Kajiyama and Yoshiaki Fukuzumi and Takeshi Hamamoto and Hidemi Ishiuchi",
year = "2003",
language = "English",
pages = "63--64",
journal = "Digest of Technical Papers - Symposium on VLSI Technology",
issn = "0743-1562",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - FBC (Floating Body Cell) for Embedded DRAM on SOI

AU - Inoh, Kazumi

AU - Shino, Tomoaki

AU - Yamada, Hiroaki

AU - Nakajima, Hiroomi

AU - Minami, Yoshihiro

AU - Yamada, Takashi

AU - Ohsawa, Takashi

AU - Higashi, Tomoki

AU - Fujita, Katsuyuki

AU - Ikehashi, Tamio

AU - Kajiyama, Takeshi

AU - Fukuzumi, Yoshiaki

AU - Hamamoto, Takeshi

AU - Ishiuchi, Hidemi

PY - 2003

Y1 - 2003

N2 - The memory cell characteristics of the FBC (Floating Body Cell) have been experimentally verified by 0.17μm cell array for the first time. The FBC is a one-transistor gain cell, which is a suitable structure for the future embedded DRAM on SOI wafer. The memory cell layout and the process integration have been designed from the viewpoint of the logic process compatibility without sacrificing the data retention characteristics. The salicide process with the poly-Si plug is implemented into the process integration. The most important device characteristics for realizing the FBC is the threshold voltage difference (Δ Vth) of the cell transistor between "1" state and "0" state. The key device parameters in order to enlarge the Δ Vth are experimentally clarified. A Δ Vth of 0.4V has been obtained, which leads to 99.77% function bit yield of 96Kbit ADM (Array Diagnostic Monitor). The retention time of 5sec has been realized at the room temperature.

AB - The memory cell characteristics of the FBC (Floating Body Cell) have been experimentally verified by 0.17μm cell array for the first time. The FBC is a one-transistor gain cell, which is a suitable structure for the future embedded DRAM on SOI wafer. The memory cell layout and the process integration have been designed from the viewpoint of the logic process compatibility without sacrificing the data retention characteristics. The salicide process with the poly-Si plug is implemented into the process integration. The most important device characteristics for realizing the FBC is the threshold voltage difference (Δ Vth) of the cell transistor between "1" state and "0" state. The key device parameters in order to enlarge the Δ Vth are experimentally clarified. A Δ Vth of 0.4V has been obtained, which leads to 99.77% function bit yield of 96Kbit ADM (Array Diagnostic Monitor). The retention time of 5sec has been realized at the room temperature.

UR - http://www.scopus.com/inward/record.url?scp=0141649575&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0141649575&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0141649575

SP - 63

EP - 64

JO - Digest of Technical Papers - Symposium on VLSI Technology

JF - Digest of Technical Papers - Symposium on VLSI Technology

SN - 0743-1562

ER -