Abstract
In this paper, many shared cache accesses such as crossed accesses and repeated accesses will be filtered in proposed router network for purpose of access latency reduction. Firstly, the distribution features of all shared cache accesses are analyzed for further optimization on access latency. And then, a meshed router network integrated with enhanced routers is proposed for fast identification of target accesses and further handling them. Hence, the experimental results show that our network design can achieve an average improvement of 26.1 percent on speedup IPC and an average saving of 9.7 percent on energy consumption over base system.
Original language | English |
---|---|
Article number | 20190358 |
Journal | ieice electronics express |
Volume | 16 |
Issue number | 14 |
DOIs | |
Publication status | Published - 2019 |
Keywords
- Network on a chip
- Router architecture
- Shared cache memory
- Stacked integration
- TSVs
ASJC Scopus subject areas
- Electronic, Optical and Magnetic Materials
- Condensed Matter Physics
- Electrical and Electronic Engineering