Floorplanning and topology synthesis for application-specific network-on-chips

Wei Zhong, Song Chen, Bo Huang, Takeshi Yoshimura, Satoshi Goto

Research output: Contribution to journalArticle

8 Citations (Scopus)

Abstract

Application-Specific Network-on-Chips (ASNoCs) have been proposed as a more promising solution than regular NoCs to the global communication challenges for particular applications in nanoscale Systemon- Chip (SoC) designs. In ASNoC Design, one of the key challenges is to generate the most suitable and power efficient NoC topology under the constraints of the application specification. In this work, we present a two-step floorplanning (TSF) algorithm, integrating topology synthesis into floorplanning phase, to automate the synthesis of such ASNoC topologies. At the first-step floorplanning, during the simulated annealing, we explore the optimal positions and clustering of cores and implement an incremental path allocation algorithm to predictively evaluate the power consumption of the generated NoC topology. At the second-step floorplanning, we explore the optimal positions of switches and network interfaces on the floorplan. A power and timing aware path allocation algorithm is also integrated into this step to determine the connectivity across different switches. Experimental results on a variety of benchmarks show that our algorithm can produce greatly improved solutions over the latest works.

Original languageEnglish
Pages (from-to)1174-1184
Number of pages11
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE96-A
Issue number6
DOIs
Publication statusPublished - 2013 Jun

Fingerprint

Floorplanning
Topology
Synthesis
Switch
Switches
Path
Simulated annealing
Simulated Annealing
Interfaces (computer)
Power Consumption
Timing
Connectivity
Electric power utilization
Chip
Network on chip
Network-on-chip
Clustering
Benchmark
Specification
Specifications

Keywords

  • Floorplanning
  • Networks on chip (NoC)
  • Topology synthesis

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Graphics and Computer-Aided Design
  • Applied Mathematics
  • Signal Processing

Cite this

Floorplanning and topology synthesis for application-specific network-on-chips. / Zhong, Wei; Chen, Song; Huang, Bo; Yoshimura, Takeshi; Goto, Satoshi.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E96-A, No. 6, 06.2013, p. 1174-1184.

Research output: Contribution to journalArticle

Zhong, Wei ; Chen, Song ; Huang, Bo ; Yoshimura, Takeshi ; Goto, Satoshi. / Floorplanning and topology synthesis for application-specific network-on-chips. In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. 2013 ; Vol. E96-A, No. 6. pp. 1174-1184.
@article{3d0337fb065e40d5821c3463196cb969,
title = "Floorplanning and topology synthesis for application-specific network-on-chips",
abstract = "Application-Specific Network-on-Chips (ASNoCs) have been proposed as a more promising solution than regular NoCs to the global communication challenges for particular applications in nanoscale Systemon- Chip (SoC) designs. In ASNoC Design, one of the key challenges is to generate the most suitable and power efficient NoC topology under the constraints of the application specification. In this work, we present a two-step floorplanning (TSF) algorithm, integrating topology synthesis into floorplanning phase, to automate the synthesis of such ASNoC topologies. At the first-step floorplanning, during the simulated annealing, we explore the optimal positions and clustering of cores and implement an incremental path allocation algorithm to predictively evaluate the power consumption of the generated NoC topology. At the second-step floorplanning, we explore the optimal positions of switches and network interfaces on the floorplan. A power and timing aware path allocation algorithm is also integrated into this step to determine the connectivity across different switches. Experimental results on a variety of benchmarks show that our algorithm can produce greatly improved solutions over the latest works.",
keywords = "Floorplanning, Networks on chip (NoC), Topology synthesis",
author = "Wei Zhong and Song Chen and Bo Huang and Takeshi Yoshimura and Satoshi Goto",
year = "2013",
month = "6",
doi = "10.1587/transfun.E96.A.1174",
language = "English",
volume = "E96-A",
pages = "1174--1184",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "6",

}

TY - JOUR

T1 - Floorplanning and topology synthesis for application-specific network-on-chips

AU - Zhong, Wei

AU - Chen, Song

AU - Huang, Bo

AU - Yoshimura, Takeshi

AU - Goto, Satoshi

PY - 2013/6

Y1 - 2013/6

N2 - Application-Specific Network-on-Chips (ASNoCs) have been proposed as a more promising solution than regular NoCs to the global communication challenges for particular applications in nanoscale Systemon- Chip (SoC) designs. In ASNoC Design, one of the key challenges is to generate the most suitable and power efficient NoC topology under the constraints of the application specification. In this work, we present a two-step floorplanning (TSF) algorithm, integrating topology synthesis into floorplanning phase, to automate the synthesis of such ASNoC topologies. At the first-step floorplanning, during the simulated annealing, we explore the optimal positions and clustering of cores and implement an incremental path allocation algorithm to predictively evaluate the power consumption of the generated NoC topology. At the second-step floorplanning, we explore the optimal positions of switches and network interfaces on the floorplan. A power and timing aware path allocation algorithm is also integrated into this step to determine the connectivity across different switches. Experimental results on a variety of benchmarks show that our algorithm can produce greatly improved solutions over the latest works.

AB - Application-Specific Network-on-Chips (ASNoCs) have been proposed as a more promising solution than regular NoCs to the global communication challenges for particular applications in nanoscale Systemon- Chip (SoC) designs. In ASNoC Design, one of the key challenges is to generate the most suitable and power efficient NoC topology under the constraints of the application specification. In this work, we present a two-step floorplanning (TSF) algorithm, integrating topology synthesis into floorplanning phase, to automate the synthesis of such ASNoC topologies. At the first-step floorplanning, during the simulated annealing, we explore the optimal positions and clustering of cores and implement an incremental path allocation algorithm to predictively evaluate the power consumption of the generated NoC topology. At the second-step floorplanning, we explore the optimal positions of switches and network interfaces on the floorplan. A power and timing aware path allocation algorithm is also integrated into this step to determine the connectivity across different switches. Experimental results on a variety of benchmarks show that our algorithm can produce greatly improved solutions over the latest works.

KW - Floorplanning

KW - Networks on chip (NoC)

KW - Topology synthesis

UR - http://www.scopus.com/inward/record.url?scp=84878614508&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84878614508&partnerID=8YFLogxK

U2 - 10.1587/transfun.E96.A.1174

DO - 10.1587/transfun.E96.A.1174

M3 - Article

AN - SCOPUS:84878614508

VL - E96-A

SP - 1174

EP - 1184

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 6

ER -