Floorplanning with constraint extraction based on interconnecting information analysis

Jiayi Liu, Sheqin Dong, Xianlong Hong, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

After the phase of high level synthesis, a lot of design information is hidden for the floorplanning process. As a result, the floorplanning process which is only aiming at decreasing area and wirelength may cause design failure for the circuits, because of ignoring some hidden constraints. In this paper, we propose a method to extract some geometric constraints based on interconnecting information analysis. And a new floorplanning algorithm with CBL representation which can handle these constraints is also proposed. And the final experimental results prove the effectiveness of our method.

Original languageEnglish
Title of host publicationASICON 2007 - 2007 7th International Conference on ASIC Proceeding
Pages1084-1087
Number of pages4
DOIs
Publication statusPublished - 2007
Event2007 7th International Conference on ASIC, ASICON 2007 - Guilin
Duration: 2007 Oct 262007 Oct 29

Other

Other2007 7th International Conference on ASIC, ASICON 2007
CityGuilin
Period07/10/2607/10/29

Fingerprint

Information analysis
Networks (circuits)
High level synthesis

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Liu, J., Dong, S., Hong, X., & Goto, S. (2007). Floorplanning with constraint extraction based on interconnecting information analysis. In ASICON 2007 - 2007 7th International Conference on ASIC Proceeding (pp. 1084-1087). [4415821] https://doi.org/10.1109/ICASIC.2007.4415821

Floorplanning with constraint extraction based on interconnecting information analysis. / Liu, Jiayi; Dong, Sheqin; Hong, Xianlong; Goto, Satoshi.

ASICON 2007 - 2007 7th International Conference on ASIC Proceeding. 2007. p. 1084-1087 4415821.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Liu, J, Dong, S, Hong, X & Goto, S 2007, Floorplanning with constraint extraction based on interconnecting information analysis. in ASICON 2007 - 2007 7th International Conference on ASIC Proceeding., 4415821, pp. 1084-1087, 2007 7th International Conference on ASIC, ASICON 2007, Guilin, 07/10/26. https://doi.org/10.1109/ICASIC.2007.4415821
Liu J, Dong S, Hong X, Goto S. Floorplanning with constraint extraction based on interconnecting information analysis. In ASICON 2007 - 2007 7th International Conference on ASIC Proceeding. 2007. p. 1084-1087. 4415821 https://doi.org/10.1109/ICASIC.2007.4415821
Liu, Jiayi ; Dong, Sheqin ; Hong, Xianlong ; Goto, Satoshi. / Floorplanning with constraint extraction based on interconnecting information analysis. ASICON 2007 - 2007 7th International Conference on ASIC Proceeding. 2007. pp. 1084-1087
@inproceedings{8f17d7f1ed78412bb143338ef67d4d0e,
title = "Floorplanning with constraint extraction based on interconnecting information analysis",
abstract = "After the phase of high level synthesis, a lot of design information is hidden for the floorplanning process. As a result, the floorplanning process which is only aiming at decreasing area and wirelength may cause design failure for the circuits, because of ignoring some hidden constraints. In this paper, we propose a method to extract some geometric constraints based on interconnecting information analysis. And a new floorplanning algorithm with CBL representation which can handle these constraints is also proposed. And the final experimental results prove the effectiveness of our method.",
author = "Jiayi Liu and Sheqin Dong and Xianlong Hong and Satoshi Goto",
year = "2007",
doi = "10.1109/ICASIC.2007.4415821",
language = "English",
isbn = "1424411327",
pages = "1084--1087",
booktitle = "ASICON 2007 - 2007 7th International Conference on ASIC Proceeding",

}

TY - GEN

T1 - Floorplanning with constraint extraction based on interconnecting information analysis

AU - Liu, Jiayi

AU - Dong, Sheqin

AU - Hong, Xianlong

AU - Goto, Satoshi

PY - 2007

Y1 - 2007

N2 - After the phase of high level synthesis, a lot of design information is hidden for the floorplanning process. As a result, the floorplanning process which is only aiming at decreasing area and wirelength may cause design failure for the circuits, because of ignoring some hidden constraints. In this paper, we propose a method to extract some geometric constraints based on interconnecting information analysis. And a new floorplanning algorithm with CBL representation which can handle these constraints is also proposed. And the final experimental results prove the effectiveness of our method.

AB - After the phase of high level synthesis, a lot of design information is hidden for the floorplanning process. As a result, the floorplanning process which is only aiming at decreasing area and wirelength may cause design failure for the circuits, because of ignoring some hidden constraints. In this paper, we propose a method to extract some geometric constraints based on interconnecting information analysis. And a new floorplanning algorithm with CBL representation which can handle these constraints is also proposed. And the final experimental results prove the effectiveness of our method.

UR - http://www.scopus.com/inward/record.url?scp=48349084098&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=48349084098&partnerID=8YFLogxK

U2 - 10.1109/ICASIC.2007.4415821

DO - 10.1109/ICASIC.2007.4415821

M3 - Conference contribution

AN - SCOPUS:48349084098

SN - 1424411327

SN - 9781424411320

SP - 1084

EP - 1087

BT - ASICON 2007 - 2007 7th International Conference on ASIC Proceeding

ER -