FPGA-based Heterogeneous Solver for Three-Dimensional Routing

Kento Hasegawa; Ryota Ishikawa; Makoto Nishizawa; Kazushi Kawamura; Masashi Tawada; Nozomu Togawa

doi:10.1109/ASP-DAC47756.2020.9045660

FPGA-based Heterogeneous Solver for Three-Dimensional Routing

Kento Hasegawa, Ryota Ishikawa, Makoto Nishizawa, Kazushi Kawamura, Masashi Tawada, Nozomu Togawa

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

A heuristic algorithm is one of the approaches to solve an NP-hard problem. In order to enhance the capability of the system, heterogeneous computing is often adapted. In this paper, we propose an FPGA-based heterogeneous solver for three-dimensional routing. The proposed system is implemented into multiple FPGA boards and a single-board computer. The experimental results demonstrate that the proposed system outperforms a single FPGA system.

Original language	English
Title of host publication	ASP-DAC 2020 - 25th Asia and South Pacific Design Automation Conference, Proceedings
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	11-12
Number of pages	2
ISBN (Electronic)	9781728141237
DOIs	https://doi.org/10.1109/ASP-DAC47756.2020.9045660
Publication status	Published - 2020 Jan
Event	25th Asia and South Pacific Design Automation Conference, ASP-DAC 2020 - Beijing, China Duration: 2020 Jan 13 → 2020 Jan 16

Publication series

Name	Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Volume	2020-January

Conference

Conference	25th Asia and South Pacific Design Automation Conference, ASP-DAC 2020
Country/Territory	China
City	Beijing
Period	20/1/13 → 20/1/16

ASJC Scopus subject areas

Electrical and Electronic Engineering
Computer Science Applications
Computer Graphics and Computer-Aided Design

Access to Document

10.1109/ASP-DAC47756.2020.9045660

Cite this

Hasegawa, K., Ishikawa, R., Nishizawa, M., Kawamura, K., Tawada, M., & Togawa, N. (2020). FPGA-based Heterogeneous Solver for Three-Dimensional Routing. In ASP-DAC 2020 - 25th Asia and South Pacific Design Automation Conference, Proceedings (pp. 11-12). [9045660] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 2020-January). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ASP-DAC47756.2020.9045660

FPGA-based Heterogeneous Solver for Three-Dimensional Routing. / Hasegawa, Kento; Ishikawa, Ryota; Nishizawa, Makoto et al.

ASP-DAC 2020 - 25th Asia and South Pacific Design Automation Conference, Proceedings. Institute of Electrical and Electronics Engineers Inc., 2020. p. 11-12 9045660 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 2020-January).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Hasegawa, K, Ishikawa, R, Nishizawa, M, Kawamura, K, Tawada, M & Togawa, N 2020, FPGA-based Heterogeneous Solver for Three-Dimensional Routing. in ASP-DAC 2020 - 25th Asia and South Pacific Design Automation Conference, Proceedings., 9045660, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, vol. 2020-January, Institute of Electrical and Electronics Engineers Inc., pp. 11-12, 25th Asia and South Pacific Design Automation Conference, ASP-DAC 2020, Beijing, China, 20/1/13. https://doi.org/10.1109/ASP-DAC47756.2020.9045660

Hasegawa K, Ishikawa R, Nishizawa M, Kawamura K, Tawada M , Togawa N. FPGA-based Heterogeneous Solver for Three-Dimensional Routing. In ASP-DAC 2020 - 25th Asia and South Pacific Design Automation Conference, Proceedings. Institute of Electrical and Electronics Engineers Inc. 2020. p. 11-12. 9045660. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). doi: 10.1109/ASP-DAC47756.2020.9045660

@inproceedings{6254007a59e044ceb33c430e4b1adbe9,

title = "FPGA-based Heterogeneous Solver for Three-Dimensional Routing",

abstract = "A heuristic algorithm is one of the approaches to solve an NP-hard problem. In order to enhance the capability of the system, heterogeneous computing is often adapted. In this paper, we propose an FPGA-based heterogeneous solver for three-dimensional routing. The proposed system is implemented into multiple FPGA boards and a single-board computer. The experimental results demonstrate that the proposed system outperforms a single FPGA system.",

author = "Kento Hasegawa and Ryota Ishikawa and Makoto Nishizawa and Kazushi Kawamura and Masashi Tawada and Nozomu Togawa",

note = "Publisher Copyright: {\textcopyright} 2020 IEEE.; 25th Asia and South Pacific Design Automation Conference, ASP-DAC 2020 ; Conference date: 13-01-2020 Through 16-01-2020",

year = "2020",

month = jan,

doi = "10.1109/ASP-DAC47756.2020.9045660",

language = "English",

series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "11--12",

booktitle = "ASP-DAC 2020 - 25th Asia and South Pacific Design Automation Conference, Proceedings",

}

TY - GEN

T1 - FPGA-based Heterogeneous Solver for Three-Dimensional Routing

AU - Hasegawa, Kento

AU - Ishikawa, Ryota

AU - Nishizawa, Makoto

AU - Kawamura, Kazushi

AU - Tawada, Masashi

AU - Togawa, Nozomu

PY - 2020/1

Y1 - 2020/1

N2 - A heuristic algorithm is one of the approaches to solve an NP-hard problem. In order to enhance the capability of the system, heterogeneous computing is often adapted. In this paper, we propose an FPGA-based heterogeneous solver for three-dimensional routing. The proposed system is implemented into multiple FPGA boards and a single-board computer. The experimental results demonstrate that the proposed system outperforms a single FPGA system.

AB - A heuristic algorithm is one of the approaches to solve an NP-hard problem. In order to enhance the capability of the system, heterogeneous computing is often adapted. In this paper, we propose an FPGA-based heterogeneous solver for three-dimensional routing. The proposed system is implemented into multiple FPGA boards and a single-board computer. The experimental results demonstrate that the proposed system outperforms a single FPGA system.

UR - http://www.scopus.com/inward/record.url?scp=85083035938&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85083035938&partnerID=8YFLogxK

U2 - 10.1109/ASP-DAC47756.2020.9045660

DO - 10.1109/ASP-DAC47756.2020.9045660

M3 - Conference contribution

AN - SCOPUS:85083035938

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 11

EP - 12

BT - ASP-DAC 2020 - 25th Asia and South Pacific Design Automation Conference, Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 25th Asia and South Pacific Design Automation Conference, ASP-DAC 2020

Y2 - 13 January 2020 through 16 January 2020

ER -

FPGA-based Heterogeneous Solver for Three-Dimensional Routing

Abstract

Publication series

Conference

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this