FULLY BOOSTED 64K DYNAMIC RAM WITH AUTOMATIC AND SELF-REFRESH.

Makoto Taniguchi, Tsutomu Yoshihara, Michihiro Yamada, Kazuhiro Shimotori, Takao Nakano, Yoshimi Gamou

Research output: Contribution to journalArticle

10 Citations (Scopus)

Abstract

A novel high-speed low-power 64K dynamic RAM with enough margin has been attained using a double polysilicon and 3- mu m process technologies. To obtain a low soft error rate below 1 multiplied by 10** minus **6 errors per device hour without sacrificing the high-speed and low-power operation, some novel approaches are proposed in the designs. Fully boosted circuits and the Hi-C cell structure with polysilicon bit line are designed to increase the margin of the single 5-v power supply 64K dynamic RAM. The fabricated device provides a typical access time of 90 ns and an operating power of 190 mw at 25 degree C. The design features of the automatic and self-refresh functions on the same chip are described. 11 refs.

Original languageEnglish
Pages (from-to)492-498
Number of pages7
JournalIEEE Journal of Solid-State Circuits
VolumeSC-16
Issue number5
Publication statusPublished - 1981 Oct
Externally publishedYes

Fingerprint

Random access storage
Polysilicon
Networks (circuits)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Taniguchi, M., Yoshihara, T., Yamada, M., Shimotori, K., Nakano, T., & Gamou, Y. (1981). FULLY BOOSTED 64K DYNAMIC RAM WITH AUTOMATIC AND SELF-REFRESH. IEEE Journal of Solid-State Circuits, SC-16(5), 492-498.

FULLY BOOSTED 64K DYNAMIC RAM WITH AUTOMATIC AND SELF-REFRESH. / Taniguchi, Makoto; Yoshihara, Tsutomu; Yamada, Michihiro; Shimotori, Kazuhiro; Nakano, Takao; Gamou, Yoshimi.

In: IEEE Journal of Solid-State Circuits, Vol. SC-16, No. 5, 10.1981, p. 492-498.

Research output: Contribution to journalArticle

Taniguchi, M, Yoshihara, T, Yamada, M, Shimotori, K, Nakano, T & Gamou, Y 1981, 'FULLY BOOSTED 64K DYNAMIC RAM WITH AUTOMATIC AND SELF-REFRESH.', IEEE Journal of Solid-State Circuits, vol. SC-16, no. 5, pp. 492-498.
Taniguchi M, Yoshihara T, Yamada M, Shimotori K, Nakano T, Gamou Y. FULLY BOOSTED 64K DYNAMIC RAM WITH AUTOMATIC AND SELF-REFRESH. IEEE Journal of Solid-State Circuits. 1981 Oct;SC-16(5):492-498.
Taniguchi, Makoto ; Yoshihara, Tsutomu ; Yamada, Michihiro ; Shimotori, Kazuhiro ; Nakano, Takao ; Gamou, Yoshimi. / FULLY BOOSTED 64K DYNAMIC RAM WITH AUTOMATIC AND SELF-REFRESH. In: IEEE Journal of Solid-State Circuits. 1981 ; Vol. SC-16, No. 5. pp. 492-498.
@article{5d1198305e264f1a8dddfc73ffcc2fd9,
title = "FULLY BOOSTED 64K DYNAMIC RAM WITH AUTOMATIC AND SELF-REFRESH.",
abstract = "A novel high-speed low-power 64K dynamic RAM with enough margin has been attained using a double polysilicon and 3- mu m process technologies. To obtain a low soft error rate below 1 multiplied by 10** minus **6 errors per device hour without sacrificing the high-speed and low-power operation, some novel approaches are proposed in the designs. Fully boosted circuits and the Hi-C cell structure with polysilicon bit line are designed to increase the margin of the single 5-v power supply 64K dynamic RAM. The fabricated device provides a typical access time of 90 ns and an operating power of 190 mw at 25 degree C. The design features of the automatic and self-refresh functions on the same chip are described. 11 refs.",
author = "Makoto Taniguchi and Tsutomu Yoshihara and Michihiro Yamada and Kazuhiro Shimotori and Takao Nakano and Yoshimi Gamou",
year = "1981",
month = "10",
language = "English",
volume = "SC-16",
pages = "492--498",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

TY - JOUR

T1 - FULLY BOOSTED 64K DYNAMIC RAM WITH AUTOMATIC AND SELF-REFRESH.

AU - Taniguchi, Makoto

AU - Yoshihara, Tsutomu

AU - Yamada, Michihiro

AU - Shimotori, Kazuhiro

AU - Nakano, Takao

AU - Gamou, Yoshimi

PY - 1981/10

Y1 - 1981/10

N2 - A novel high-speed low-power 64K dynamic RAM with enough margin has been attained using a double polysilicon and 3- mu m process technologies. To obtain a low soft error rate below 1 multiplied by 10** minus **6 errors per device hour without sacrificing the high-speed and low-power operation, some novel approaches are proposed in the designs. Fully boosted circuits and the Hi-C cell structure with polysilicon bit line are designed to increase the margin of the single 5-v power supply 64K dynamic RAM. The fabricated device provides a typical access time of 90 ns and an operating power of 190 mw at 25 degree C. The design features of the automatic and self-refresh functions on the same chip are described. 11 refs.

AB - A novel high-speed low-power 64K dynamic RAM with enough margin has been attained using a double polysilicon and 3- mu m process technologies. To obtain a low soft error rate below 1 multiplied by 10** minus **6 errors per device hour without sacrificing the high-speed and low-power operation, some novel approaches are proposed in the designs. Fully boosted circuits and the Hi-C cell structure with polysilicon bit line are designed to increase the margin of the single 5-v power supply 64K dynamic RAM. The fabricated device provides a typical access time of 90 ns and an operating power of 190 mw at 25 degree C. The design features of the automatic and self-refresh functions on the same chip are described. 11 refs.

UR - http://www.scopus.com/inward/record.url?scp=0019622956&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0019622956&partnerID=8YFLogxK

M3 - Article

VL - SC-16

SP - 492

EP - 498

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 5

ER -