Generic permutation network for QC-LDPC decoder

Xiao Peng, Xiongxin Zhao, Zhixiang Chen, Fumiaki Maehara, Satoshi Goto

    Research output: Contribution to journalArticle

    1 Citation (Scopus)

    Abstract

    Permutation network plays an important role in the reconfigurable QC-LDPC decoder for most modern wireless communication systems with multiple code rates and various code lengths. This paper presents the generic permutation network (GPN) for the reconfigurable QC-LDPC decoder. Compared with conventional permutation networks, this proposal could break through the input number restriction, such as power of 2 and other limited number, and optimize the network for any application in demand. Moreover, the proposed scheme could greatly reduce the latency because of less stages and efficient control signal generating algorithm. In addition, the proposed network processes the nature of high parallelism which could enable several groups of data to be cyclically shifted simultaneously. The synthesis results using the 90 nm technology demonstrate that this architecture can be implemented with the gate count of 18.3k for WiMAX standard at the frequency of 600 MHz and 10.9k for WiFi standard at the frequency of 800 MHz.

    Original languageEnglish
    Pages (from-to)2551-2559
    Number of pages9
    JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
    VolumeE93-A
    Issue number12
    DOIs
    Publication statusPublished - 2010 Dec

    Fingerprint

    Permutation
    Communication systems
    WiMAX
    Wi-Fi
    Signal Control
    Wireless Communication
    Communication Systems
    Parallelism
    Latency
    Count
    Optimise
    Synthesis
    Restriction
    Demonstrate
    Standards

    Keywords

    • LDPC decoder
    • Parallelism
    • Permutation network
    • Reconfigurable

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Computer Graphics and Computer-Aided Design
    • Applied Mathematics
    • Signal Processing

    Cite this

    Generic permutation network for QC-LDPC decoder. / Peng, Xiao; Zhao, Xiongxin; Chen, Zhixiang; Maehara, Fumiaki; Goto, Satoshi.

    In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E93-A, No. 12, 12.2010, p. 2551-2559.

    Research output: Contribution to journalArticle

    Peng, Xiao ; Zhao, Xiongxin ; Chen, Zhixiang ; Maehara, Fumiaki ; Goto, Satoshi. / Generic permutation network for QC-LDPC decoder. In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. 2010 ; Vol. E93-A, No. 12. pp. 2551-2559.
    @article{72e055a3aba645c7829b7c45508f7acb,
    title = "Generic permutation network for QC-LDPC decoder",
    abstract = "Permutation network plays an important role in the reconfigurable QC-LDPC decoder for most modern wireless communication systems with multiple code rates and various code lengths. This paper presents the generic permutation network (GPN) for the reconfigurable QC-LDPC decoder. Compared with conventional permutation networks, this proposal could break through the input number restriction, such as power of 2 and other limited number, and optimize the network for any application in demand. Moreover, the proposed scheme could greatly reduce the latency because of less stages and efficient control signal generating algorithm. In addition, the proposed network processes the nature of high parallelism which could enable several groups of data to be cyclically shifted simultaneously. The synthesis results using the 90 nm technology demonstrate that this architecture can be implemented with the gate count of 18.3k for WiMAX standard at the frequency of 600 MHz and 10.9k for WiFi standard at the frequency of 800 MHz.",
    keywords = "LDPC decoder, Parallelism, Permutation network, Reconfigurable",
    author = "Xiao Peng and Xiongxin Zhao and Zhixiang Chen and Fumiaki Maehara and Satoshi Goto",
    year = "2010",
    month = "12",
    doi = "10.1587/transfun.E93.A.2551",
    language = "English",
    volume = "E93-A",
    pages = "2551--2559",
    journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
    issn = "0916-8508",
    publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
    number = "12",

    }

    TY - JOUR

    T1 - Generic permutation network for QC-LDPC decoder

    AU - Peng, Xiao

    AU - Zhao, Xiongxin

    AU - Chen, Zhixiang

    AU - Maehara, Fumiaki

    AU - Goto, Satoshi

    PY - 2010/12

    Y1 - 2010/12

    N2 - Permutation network plays an important role in the reconfigurable QC-LDPC decoder for most modern wireless communication systems with multiple code rates and various code lengths. This paper presents the generic permutation network (GPN) for the reconfigurable QC-LDPC decoder. Compared with conventional permutation networks, this proposal could break through the input number restriction, such as power of 2 and other limited number, and optimize the network for any application in demand. Moreover, the proposed scheme could greatly reduce the latency because of less stages and efficient control signal generating algorithm. In addition, the proposed network processes the nature of high parallelism which could enable several groups of data to be cyclically shifted simultaneously. The synthesis results using the 90 nm technology demonstrate that this architecture can be implemented with the gate count of 18.3k for WiMAX standard at the frequency of 600 MHz and 10.9k for WiFi standard at the frequency of 800 MHz.

    AB - Permutation network plays an important role in the reconfigurable QC-LDPC decoder for most modern wireless communication systems with multiple code rates and various code lengths. This paper presents the generic permutation network (GPN) for the reconfigurable QC-LDPC decoder. Compared with conventional permutation networks, this proposal could break through the input number restriction, such as power of 2 and other limited number, and optimize the network for any application in demand. Moreover, the proposed scheme could greatly reduce the latency because of less stages and efficient control signal generating algorithm. In addition, the proposed network processes the nature of high parallelism which could enable several groups of data to be cyclically shifted simultaneously. The synthesis results using the 90 nm technology demonstrate that this architecture can be implemented with the gate count of 18.3k for WiMAX standard at the frequency of 600 MHz and 10.9k for WiFi standard at the frequency of 800 MHz.

    KW - LDPC decoder

    KW - Parallelism

    KW - Permutation network

    KW - Reconfigurable

    UR - http://www.scopus.com/inward/record.url?scp=78650010106&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=78650010106&partnerID=8YFLogxK

    U2 - 10.1587/transfun.E93.A.2551

    DO - 10.1587/transfun.E93.A.2551

    M3 - Article

    AN - SCOPUS:78650010106

    VL - E93-A

    SP - 2551

    EP - 2559

    JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    SN - 0916-8508

    IS - 12

    ER -