Hardware architecture design of CABAC Codec for H.264/AVC

Lingfeng Li, Yang Song, Takeshi Ikenaga, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

This paper presents a hardware architecture for Context-Based Adaptive Binary Arithmetic Coding (CABAC) codec in H.264/AVC main profile. The similarities between encoding algorithm and decoding algorithm are explored to fulfill hardware reuse. Meanwhile, dynamic pipeline scheme is adopted, to speedup the throughput. The characteristics of CABAC algorithm are utilized to reduce pipeline latency. Proposed codec design is implemented under TSMC 0.18 μm technology. Results show that the equivalent gate counts is 33.2k when the maximum frequency is 230MHz. It is estimated that the proposed CABAC, codec can process the input binary symbol at 135Mb/s for encoding and 90Mb/s for decoding.

Original languageEnglish
Title of host publication2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers
DOIs
Publication statusPublished - 2007
Event2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Hsinchu
Duration: 2007 Apr 252007 Apr 27

Other

Other2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007
CityHsinchu
Period07/4/2507/4/27

Fingerprint

Hardware
Decoding
Pipelines
Throughput

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Li, L., Song, Y., Ikenaga, T., & Goto, S. (2007). Hardware architecture design of CABAC Codec for H.264/AVC. In 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers [4239449] https://doi.org/10.1109/VDAT.2007.373257

Hardware architecture design of CABAC Codec for H.264/AVC. / Li, Lingfeng; Song, Yang; Ikenaga, Takeshi; Goto, Satoshi.

2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers. 2007. 4239449.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Li, L, Song, Y, Ikenaga, T & Goto, S 2007, Hardware architecture design of CABAC Codec for H.264/AVC. in 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers., 4239449, 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007, Hsinchu, 07/4/25. https://doi.org/10.1109/VDAT.2007.373257
Li L, Song Y, Ikenaga T, Goto S. Hardware architecture design of CABAC Codec for H.264/AVC. In 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers. 2007. 4239449 https://doi.org/10.1109/VDAT.2007.373257
Li, Lingfeng ; Song, Yang ; Ikenaga, Takeshi ; Goto, Satoshi. / Hardware architecture design of CABAC Codec for H.264/AVC. 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers. 2007.
@inproceedings{c083ee0a25de4ea1b4ba47783bd491f1,
title = "Hardware architecture design of CABAC Codec for H.264/AVC",
abstract = "This paper presents a hardware architecture for Context-Based Adaptive Binary Arithmetic Coding (CABAC) codec in H.264/AVC main profile. The similarities between encoding algorithm and decoding algorithm are explored to fulfill hardware reuse. Meanwhile, dynamic pipeline scheme is adopted, to speedup the throughput. The characteristics of CABAC algorithm are utilized to reduce pipeline latency. Proposed codec design is implemented under TSMC 0.18 μm technology. Results show that the equivalent gate counts is 33.2k when the maximum frequency is 230MHz. It is estimated that the proposed CABAC, codec can process the input binary symbol at 135Mb/s for encoding and 90Mb/s for decoding.",
author = "Lingfeng Li and Yang Song and Takeshi Ikenaga and Satoshi Goto",
year = "2007",
doi = "10.1109/VDAT.2007.373257",
language = "English",
isbn = "1424405831",
booktitle = "2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers",

}

TY - GEN

T1 - Hardware architecture design of CABAC Codec for H.264/AVC

AU - Li, Lingfeng

AU - Song, Yang

AU - Ikenaga, Takeshi

AU - Goto, Satoshi

PY - 2007

Y1 - 2007

N2 - This paper presents a hardware architecture for Context-Based Adaptive Binary Arithmetic Coding (CABAC) codec in H.264/AVC main profile. The similarities between encoding algorithm and decoding algorithm are explored to fulfill hardware reuse. Meanwhile, dynamic pipeline scheme is adopted, to speedup the throughput. The characteristics of CABAC algorithm are utilized to reduce pipeline latency. Proposed codec design is implemented under TSMC 0.18 μm technology. Results show that the equivalent gate counts is 33.2k when the maximum frequency is 230MHz. It is estimated that the proposed CABAC, codec can process the input binary symbol at 135Mb/s for encoding and 90Mb/s for decoding.

AB - This paper presents a hardware architecture for Context-Based Adaptive Binary Arithmetic Coding (CABAC) codec in H.264/AVC main profile. The similarities between encoding algorithm and decoding algorithm are explored to fulfill hardware reuse. Meanwhile, dynamic pipeline scheme is adopted, to speedup the throughput. The characteristics of CABAC algorithm are utilized to reduce pipeline latency. Proposed codec design is implemented under TSMC 0.18 μm technology. Results show that the equivalent gate counts is 33.2k when the maximum frequency is 230MHz. It is estimated that the proposed CABAC, codec can process the input binary symbol at 135Mb/s for encoding and 90Mb/s for decoding.

UR - http://www.scopus.com/inward/record.url?scp=34648833467&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34648833467&partnerID=8YFLogxK

U2 - 10.1109/VDAT.2007.373257

DO - 10.1109/VDAT.2007.373257

M3 - Conference contribution

AN - SCOPUS:34648833467

SN - 1424405831

SN - 9781424405831

BT - 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers

ER -