Hardware optimizations of variable block size hadamard transform for H.264/AVC FREXT

Zhenyu Liu, Dongsheng Wang, Takeshi Ikenaga

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

Variable block size (VBS) transform technique is adopted in Fidelity Range Extensions (FRExt) of H.264/AVC, in which 8 x 8/4 x 4 Hadamard transforms are adaptively employed during the fractional motion estimation. The hardwired VBS Hadamard transform unit is developed by authors and the following contributions are described in this literature: (1) Hardware reusing scheme is adopted in the architecture design; (2) In the light of the noise analysis, the intermediate data bit-truncation scheme is developed to reduce the hardware cost while maintaining its computational precision well; (3) With mathematical analysis, the bit-width of SATD value is reduced as compared to the intuitive implementation, therefore, the power and hardware cost are both optimized for the SATD generator implementation; (4) Hybrid 4:2/3:2 compressor based CSA tree is analyzed in the circuits design of SATD generator; and (5) Clock-gating technique is employed to reduce the power dissipation of 4x4 transform operation. With TSMC 0.18μm CMOS technology, experimental results reveal that 12.2-30.4% saving in hardware cost and 12.4-32.4% saving in power consumption are achieved by using our algorithms.

Original languageEnglish
Title of host publication2009 IEEE International Conference on Image Processing, ICIP 2009 - Proceedings
PublisherIEEE Computer Society
Pages2701-2704
Number of pages4
ISBN (Print)9781424456543
DOIs
Publication statusPublished - 2009 Jan 1
Event2009 IEEE International Conference on Image Processing, ICIP 2009 - Cairo, Egypt
Duration: 2009 Nov 72009 Nov 10

Publication series

NameProceedings - International Conference on Image Processing, ICIP
ISSN (Print)1522-4880

Conference

Conference2009 IEEE International Conference on Image Processing, ICIP 2009
CountryEgypt
CityCairo
Period09/11/709/11/10

Keywords

  • FRExt
  • H.264/AVC
  • Hadamard transform
  • VLSI
  • Variable block size

ASJC Scopus subject areas

  • Software
  • Computer Vision and Pattern Recognition
  • Signal Processing

Fingerprint Dive into the research topics of 'Hardware optimizations of variable block size hadamard transform for H.264/AVC FREXT'. Together they form a unique fingerprint.

  • Cite this

    Liu, Z., Wang, D., & Ikenaga, T. (2009). Hardware optimizations of variable block size hadamard transform for H.264/AVC FREXT. In 2009 IEEE International Conference on Image Processing, ICIP 2009 - Proceedings (pp. 2701-2704). [5414107] (Proceedings - International Conference on Image Processing, ICIP). IEEE Computer Society. https://doi.org/10.1109/ICIP.2009.5414107