Hardware simulator of Reduction-Based Parallel Inference Machine PIM-R

M. Sugie, M. Yoneyama, T. Sakabe, M. Iwasaki, S. Yoshizumi, M. Aso, H. Shimizu, Rikio Onai

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A hardware simulator of PIM-R (Reduction-Based Parallel Inference Machine) has been developed. Eight MC68000 single board computers and shared storage operate as the inference modules and the network, respectively. In order to realize high simulation rate, an event-driven method is introduced. ”Queens” program and ”Quicksort” program were executed on the simulator. The results show that a PIM-R architecture can effectivity utilize the parallelism in Prolog/Concurrent Prolog programs.

Original languageEnglish
Title of host publicationLogic Programming '85 - Proceedings of the 4th Conference
PublisherSpringer-Verlag
Pages13-24
Number of pages12
ISBN (Print)9783540164791
DOIs
Publication statusPublished - 1986 Jan 1
Externally publishedYes
Event4th International Conference on Logic Programming, 1985 - Tokyo, Japan
Duration: 1985 Jul 11985 Jul 3

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume221 LNCS
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Other

Other4th International Conference on Logic Programming, 1985
Country/TerritoryJapan
CityTokyo
Period85/7/185/7/3

ASJC Scopus subject areas

  • Theoretical Computer Science
  • Computer Science(all)

Fingerprint

Dive into the research topics of 'Hardware simulator of Reduction-Based Parallel Inference Machine PIM-R'. Together they form a unique fingerprint.

Cite this