Hardware-trojans rank: Quantitative evaluation of security threats at gate-level netlists by pattern matching

Masaru Oya, Noritaka Yamashita, Toshihiko Okamura, Yukiyasu Tsunoo, Masao Yanagisawa, Nozomu Togawa

    Research output: Contribution to journalArticle

    6 Citations (Scopus)

    Abstract

    Since digital ICs are often designed and fabricated by third parties at any phases today, we must eliminate risks that malicious attackers may implement Hardware Trojans (HTs) on them. In particular, they can easily insert HTs during design phase. This paper proposes an HT rank which is a new quantitative analysis criterion against HTs at gate-level netlists. We have carefully analyzed all the gate-level netlists in Trust-HUB benchmark suite and found out several Trojan net features in them. Then we design the three types of Trojan points: feature point, count point, and location point. By assigning these points to every net and summing up them, we have the maximum Trojan point in a gate-level netlist. This point gives our HT rank. The HT rank can be calculated just by net features and we do not perform any logic simulation nor random test. When all the gate-level netlists in Trust-HUB, ISCAS85, ISCAS89 and ITC99 benchmark suites as well as several OpenCores designs, HT-free and HT-inserted AES netlists are ranked by our HT rank, we can completely distinguish HT-inserted ones (which HT rank is ten or more) from HT-free ones (which HT rank is nine or less). The HT rank is the world-first quantitative criterion which distinguishes HT-inserted netlists from HT-free ones in all the gate-level netlists in Trust-HUB, ISCAS85, ISCAS89, and ITC99.

    Original languageEnglish
    Pages (from-to)2335-2347
    Number of pages13
    JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
    VolumeE99A
    Issue number12
    DOIs
    Publication statusPublished - 2016 Dec 1

    Fingerprint

    Quantitative Evaluation
    Pattern matching
    Pattern Matching
    Hardware
    Benchmark
    Point Location
    Hardware Design
    Feature Point
    Quantitative Analysis

    Keywords

    • A quantitative criterion
    • Design phase
    • Gate-level netlist
    • Hardware Trojans
    • Pattern matching

    ASJC Scopus subject areas

    • Signal Processing
    • Computer Graphics and Computer-Aided Design
    • Applied Mathematics
    • Electrical and Electronic Engineering

    Cite this

    Hardware-trojans rank : Quantitative evaluation of security threats at gate-level netlists by pattern matching. / Oya, Masaru; Yamashita, Noritaka; Okamura, Toshihiko; Tsunoo, Yukiyasu; Yanagisawa, Masao; Togawa, Nozomu.

    In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E99A, No. 12, 01.12.2016, p. 2335-2347.

    Research output: Contribution to journalArticle

    @article{44b337b7f49149bb87a6effe698737ad,
    title = "Hardware-trojans rank: Quantitative evaluation of security threats at gate-level netlists by pattern matching",
    abstract = "Since digital ICs are often designed and fabricated by third parties at any phases today, we must eliminate risks that malicious attackers may implement Hardware Trojans (HTs) on them. In particular, they can easily insert HTs during design phase. This paper proposes an HT rank which is a new quantitative analysis criterion against HTs at gate-level netlists. We have carefully analyzed all the gate-level netlists in Trust-HUB benchmark suite and found out several Trojan net features in them. Then we design the three types of Trojan points: feature point, count point, and location point. By assigning these points to every net and summing up them, we have the maximum Trojan point in a gate-level netlist. This point gives our HT rank. The HT rank can be calculated just by net features and we do not perform any logic simulation nor random test. When all the gate-level netlists in Trust-HUB, ISCAS85, ISCAS89 and ITC99 benchmark suites as well as several OpenCores designs, HT-free and HT-inserted AES netlists are ranked by our HT rank, we can completely distinguish HT-inserted ones (which HT rank is ten or more) from HT-free ones (which HT rank is nine or less). The HT rank is the world-first quantitative criterion which distinguishes HT-inserted netlists from HT-free ones in all the gate-level netlists in Trust-HUB, ISCAS85, ISCAS89, and ITC99.",
    keywords = "A quantitative criterion, Design phase, Gate-level netlist, Hardware Trojans, Pattern matching",
    author = "Masaru Oya and Noritaka Yamashita and Toshihiko Okamura and Yukiyasu Tsunoo and Masao Yanagisawa and Nozomu Togawa",
    year = "2016",
    month = "12",
    day = "1",
    doi = "10.1587/transfun.E99.A.2335",
    language = "English",
    volume = "E99A",
    pages = "2335--2347",
    journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
    issn = "0916-8508",
    publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
    number = "12",

    }

    TY - JOUR

    T1 - Hardware-trojans rank

    T2 - Quantitative evaluation of security threats at gate-level netlists by pattern matching

    AU - Oya, Masaru

    AU - Yamashita, Noritaka

    AU - Okamura, Toshihiko

    AU - Tsunoo, Yukiyasu

    AU - Yanagisawa, Masao

    AU - Togawa, Nozomu

    PY - 2016/12/1

    Y1 - 2016/12/1

    N2 - Since digital ICs are often designed and fabricated by third parties at any phases today, we must eliminate risks that malicious attackers may implement Hardware Trojans (HTs) on them. In particular, they can easily insert HTs during design phase. This paper proposes an HT rank which is a new quantitative analysis criterion against HTs at gate-level netlists. We have carefully analyzed all the gate-level netlists in Trust-HUB benchmark suite and found out several Trojan net features in them. Then we design the three types of Trojan points: feature point, count point, and location point. By assigning these points to every net and summing up them, we have the maximum Trojan point in a gate-level netlist. This point gives our HT rank. The HT rank can be calculated just by net features and we do not perform any logic simulation nor random test. When all the gate-level netlists in Trust-HUB, ISCAS85, ISCAS89 and ITC99 benchmark suites as well as several OpenCores designs, HT-free and HT-inserted AES netlists are ranked by our HT rank, we can completely distinguish HT-inserted ones (which HT rank is ten or more) from HT-free ones (which HT rank is nine or less). The HT rank is the world-first quantitative criterion which distinguishes HT-inserted netlists from HT-free ones in all the gate-level netlists in Trust-HUB, ISCAS85, ISCAS89, and ITC99.

    AB - Since digital ICs are often designed and fabricated by third parties at any phases today, we must eliminate risks that malicious attackers may implement Hardware Trojans (HTs) on them. In particular, they can easily insert HTs during design phase. This paper proposes an HT rank which is a new quantitative analysis criterion against HTs at gate-level netlists. We have carefully analyzed all the gate-level netlists in Trust-HUB benchmark suite and found out several Trojan net features in them. Then we design the three types of Trojan points: feature point, count point, and location point. By assigning these points to every net and summing up them, we have the maximum Trojan point in a gate-level netlist. This point gives our HT rank. The HT rank can be calculated just by net features and we do not perform any logic simulation nor random test. When all the gate-level netlists in Trust-HUB, ISCAS85, ISCAS89 and ITC99 benchmark suites as well as several OpenCores designs, HT-free and HT-inserted AES netlists are ranked by our HT rank, we can completely distinguish HT-inserted ones (which HT rank is ten or more) from HT-free ones (which HT rank is nine or less). The HT rank is the world-first quantitative criterion which distinguishes HT-inserted netlists from HT-free ones in all the gate-level netlists in Trust-HUB, ISCAS85, ISCAS89, and ITC99.

    KW - A quantitative criterion

    KW - Design phase

    KW - Gate-level netlist

    KW - Hardware Trojans

    KW - Pattern matching

    UR - http://www.scopus.com/inward/record.url?scp=84999143190&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84999143190&partnerID=8YFLogxK

    U2 - 10.1587/transfun.E99.A.2335

    DO - 10.1587/transfun.E99.A.2335

    M3 - Article

    AN - SCOPUS:84999143190

    VL - E99A

    SP - 2335

    EP - 2347

    JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    SN - 0916-8508

    IS - 12

    ER -