HDTV1080p H.264/AVC encoder chip design and performance analysis

Zhenyu Liu, Yang Song, Ming Shao, Shen Li, Lingfeng Li, Shunichi Ishiwata, Masaki Nakagawa, Satoshi Goto, Takeshi Ikenaga

Research output: Contribution to journalArticle

67 Citations (Scopus)

Abstract

A H.264/AVC baseline-profile real-time encoder for HDTV-1080p at 30 fps is proposed in this paper. On the basis of the specifications and algorithm optimizations, the dedicated hardware engines and one 32-bit Media embedded Processor (MeP) equipped with hardware extensions are mapped into the three-stage macroblock pipelining system architecture. This paper describes the design considerations for chief components, including high throughput integer motion estimation, data reusing fractional motion estimation, and hardware friendly mode reduction for intra prediction. The 11.5 Gbps 64 Mb System-in-Silicon DRAM is embedded to alleviate the external memory bandwidth. Using TSMC one-poly six-metal 0.18 $\mu\hbox{m}$ CMOS technology, the prototype chip is implemented with 1140 k logic gates and 108.3 KB internal SRAM. The SoC core occupies 27.1 $\hbox{mm}^{2}$ die area and consumes 1.41 W at 200 MHz execution speed in typical work conditions.

Original languageEnglish
Article number4768914
Pages (from-to)594-608
Number of pages15
JournalIEEE Journal of Solid-State Circuits
Volume44
Issue number2
DOIs
Publication statusPublished - 2009 Feb

Fingerprint

Motion estimation
Hardware
High definition television
Logic gates
Dynamic random access storage
Static random access storage
Throughput
Engines
Specifications
Bandwidth
Data storage equipment
Silicon
Metals
System-on-chip

Keywords

  • H264/AVC
  • Hardwired encoder
  • Very large-scale integration (VLSI) architecture
  • Video coding
  • Video signal processing

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

HDTV1080p H.264/AVC encoder chip design and performance analysis. / Liu, Zhenyu; Song, Yang; Shao, Ming; Li, Shen; Li, Lingfeng; Ishiwata, Shunichi; Nakagawa, Masaki; Goto, Satoshi; Ikenaga, Takeshi.

In: IEEE Journal of Solid-State Circuits, Vol. 44, No. 2, 4768914, 02.2009, p. 594-608.

Research output: Contribution to journalArticle

Liu, Z, Song, Y, Shao, M, Li, S, Li, L, Ishiwata, S, Nakagawa, M, Goto, S & Ikenaga, T 2009, 'HDTV1080p H.264/AVC encoder chip design and performance analysis', IEEE Journal of Solid-State Circuits, vol. 44, no. 2, 4768914, pp. 594-608. https://doi.org/10.1109/JSSC.2008.2010797
Liu, Zhenyu ; Song, Yang ; Shao, Ming ; Li, Shen ; Li, Lingfeng ; Ishiwata, Shunichi ; Nakagawa, Masaki ; Goto, Satoshi ; Ikenaga, Takeshi. / HDTV1080p H.264/AVC encoder chip design and performance analysis. In: IEEE Journal of Solid-State Circuits. 2009 ; Vol. 44, No. 2. pp. 594-608.
@article{b0c40ff0a2b94c46a6ae568e9b6d7b35,
title = "HDTV1080p H.264/AVC encoder chip design and performance analysis",
abstract = "A H.264/AVC baseline-profile real-time encoder for HDTV-1080p at 30 fps is proposed in this paper. On the basis of the specifications and algorithm optimizations, the dedicated hardware engines and one 32-bit Media embedded Processor (MeP) equipped with hardware extensions are mapped into the three-stage macroblock pipelining system architecture. This paper describes the design considerations for chief components, including high throughput integer motion estimation, data reusing fractional motion estimation, and hardware friendly mode reduction for intra prediction. The 11.5 Gbps 64 Mb System-in-Silicon DRAM is embedded to alleviate the external memory bandwidth. Using TSMC one-poly six-metal 0.18 $\mu\hbox{m}$ CMOS technology, the prototype chip is implemented with 1140 k logic gates and 108.3 KB internal SRAM. The SoC core occupies 27.1 $\hbox{mm}^{2}$ die area and consumes 1.41 W at 200 MHz execution speed in typical work conditions.",
keywords = "H264/AVC, Hardwired encoder, Very large-scale integration (VLSI) architecture, Video coding, Video signal processing",
author = "Zhenyu Liu and Yang Song and Ming Shao and Shen Li and Lingfeng Li and Shunichi Ishiwata and Masaki Nakagawa and Satoshi Goto and Takeshi Ikenaga",
year = "2009",
month = "2",
doi = "10.1109/JSSC.2008.2010797",
language = "English",
volume = "44",
pages = "594--608",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

TY - JOUR

T1 - HDTV1080p H.264/AVC encoder chip design and performance analysis

AU - Liu, Zhenyu

AU - Song, Yang

AU - Shao, Ming

AU - Li, Shen

AU - Li, Lingfeng

AU - Ishiwata, Shunichi

AU - Nakagawa, Masaki

AU - Goto, Satoshi

AU - Ikenaga, Takeshi

PY - 2009/2

Y1 - 2009/2

N2 - A H.264/AVC baseline-profile real-time encoder for HDTV-1080p at 30 fps is proposed in this paper. On the basis of the specifications and algorithm optimizations, the dedicated hardware engines and one 32-bit Media embedded Processor (MeP) equipped with hardware extensions are mapped into the three-stage macroblock pipelining system architecture. This paper describes the design considerations for chief components, including high throughput integer motion estimation, data reusing fractional motion estimation, and hardware friendly mode reduction for intra prediction. The 11.5 Gbps 64 Mb System-in-Silicon DRAM is embedded to alleviate the external memory bandwidth. Using TSMC one-poly six-metal 0.18 $\mu\hbox{m}$ CMOS technology, the prototype chip is implemented with 1140 k logic gates and 108.3 KB internal SRAM. The SoC core occupies 27.1 $\hbox{mm}^{2}$ die area and consumes 1.41 W at 200 MHz execution speed in typical work conditions.

AB - A H.264/AVC baseline-profile real-time encoder for HDTV-1080p at 30 fps is proposed in this paper. On the basis of the specifications and algorithm optimizations, the dedicated hardware engines and one 32-bit Media embedded Processor (MeP) equipped with hardware extensions are mapped into the three-stage macroblock pipelining system architecture. This paper describes the design considerations for chief components, including high throughput integer motion estimation, data reusing fractional motion estimation, and hardware friendly mode reduction for intra prediction. The 11.5 Gbps 64 Mb System-in-Silicon DRAM is embedded to alleviate the external memory bandwidth. Using TSMC one-poly six-metal 0.18 $\mu\hbox{m}$ CMOS technology, the prototype chip is implemented with 1140 k logic gates and 108.3 KB internal SRAM. The SoC core occupies 27.1 $\hbox{mm}^{2}$ die area and consumes 1.41 W at 200 MHz execution speed in typical work conditions.

KW - H264/AVC

KW - Hardwired encoder

KW - Very large-scale integration (VLSI) architecture

KW - Video coding

KW - Video signal processing

UR - http://www.scopus.com/inward/record.url?scp=59349121022&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=59349121022&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2008.2010797

DO - 10.1109/JSSC.2008.2010797

M3 - Article

AN - SCOPUS:59349121022

VL - 44

SP - 594

EP - 608

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 2

M1 - 4768914

ER -