Abstract
This paper describes a heterogeneous multi-core processor (HMCP) architecture that integrates general-purpose processors (CPUs) and accelerators (ACCs) to achieve exceptional performance as well as low-power consumption for the SoCs of embedded systems. The memory architectures of CPUs and ACCs were unified to improve programming and compiling efficiency. Advanced audio codec-low complexity (AAC-LC) stereo audio encoding was parallelized on a heterogeneous multi-core having homogeneous processor cores and dynamically reconfigurable processor (DRP) ACC cores in a preliminary evaluation of the HMCP architecture. The performance evaluation revealed that 54x AAC encoding was achieved on the chip with two CPUs at 600 MHz and two DRPs at 300 MHz, which achieved encoding of an entire CD within 1-2 min.
Original language | English |
---|---|
Pages (from-to) | 902-908 |
Number of pages | 7 |
Journal | IEEE Journal of Solid-State Circuits |
Volume | 43 |
Issue number | 4 |
DOIs | |
Publication status | Published - 2008 Jan |
Keywords
- AAC encoding
- Accelerator
- Dynamically reconfigurable processor
- Heterogeneous multi-core
- Parallel processing
ASJC Scopus subject areas
- Electrical and Electronic Engineering