Heterogeneous multi-core architecture that enables 54x AAC-LC stereo encoding

Hiroaki Shikano; Masaki Ito; Masafumi Onouchi; Takashi Todaka; Takanobu Tsunoda; Tomoyuki Kodama; Kunio Uchiyama; Toshihiko Odaka; Tatsuya Kamei; Ei Nagahama; Manabu Kusaoke; Yusuke Nitta; Yasutaka Wada; Keiji Kimura; Hironori Kasahara

doi:10.1109/JSSC.2008.917531

Heterogeneous multi-core architecture that enables 54x AAC-LC stereo encoding

Hiroaki Shikano, Masaki Ito, Masafumi Onouchi, Takashi Todaka, Takanobu Tsunoda, Tomoyuki Kodama, Kunio Uchiyama, Toshihiko Odaka, Tatsuya Kamei, Ei Nagahama, Manabu Kusaoke, Yusuke Nitta, Yasutaka Wada, Keiji Kimura, Hironori Kasahara

School of Fundamental Science and Engineering

Research output: Contribution to journal › Article › peer-review

15 Citations (Scopus)

Abstract

This paper describes a heterogeneous multi-core processor (HMCP) architecture that integrates general-purpose processors (CPUs) and accelerators (ACCs) to achieve exceptional performance as well as low-power consumption for the SoCs of embedded systems. The memory architectures of CPUs and ACCs were unified to improve programming and compiling efficiency. Advanced audio codec-low complexity (AAC-LC) stereo audio encoding was parallelized on a heterogeneous multi-core having homogeneous processor cores and dynamically reconfigurable processor (DRP) ACC cores in a preliminary evaluation of the HMCP architecture. The performance evaluation revealed that 54x AAC encoding was achieved on the chip with two CPUs at 600 MHz and two DRPs at 300 MHz, which achieved encoding of an entire CD within 1-2 min.

Original language	English
Pages (from-to)	902-908
Number of pages	7
Journal	IEEE Journal of Solid-State Circuits
Volume	43
Issue number	4
DOIs	https://doi.org/10.1109/JSSC.2008.917531
Publication status	Published - 2008 Jan

Keywords

AAC encoding
Accelerator
Dynamically reconfigurable processor
Heterogeneous multi-core
Parallel processing

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1109/JSSC.2008.917531

Cite this

Heterogeneous multi-core architecture that enables 54x AAC-LC stereo encoding. / Shikano, Hiroaki; Ito, Masaki; Onouchi, Masafumi; Todaka, Takashi; Tsunoda, Takanobu; Kodama, Tomoyuki; Uchiyama, Kunio; Odaka, Toshihiko; Kamei, Tatsuya; Nagahama, Ei; Kusaoke, Manabu; Nitta, Yusuke; Wada, Yasutaka; Kimura, Keiji ; Kasahara, Hironori.

In: IEEE Journal of Solid-State Circuits, Vol. 43, No. 4, 01.2008, p. 902-908.

Research output: Contribution to journal › Article › peer-review

Shikano, Hiroaki ; Ito, Masaki ; Onouchi, Masafumi ; Todaka, Takashi ; Tsunoda, Takanobu ; Kodama, Tomoyuki ; Uchiyama, Kunio ; Odaka, Toshihiko ; Kamei, Tatsuya ; Nagahama, Ei ; Kusaoke, Manabu ; Nitta, Yusuke ; Wada, Yasutaka ; Kimura, Keiji ; Kasahara, Hironori. / Heterogeneous multi-core architecture that enables 54x AAC-LC stereo encoding. In: IEEE Journal of Solid-State Circuits. 2008 ; Vol. 43, No. 4. pp. 902-908.

@article{7a1cd596aede4fcc914a0294197402b4,

title = "Heterogeneous multi-core architecture that enables 54x AAC-LC stereo encoding",

abstract = "This paper describes a heterogeneous multi-core processor (HMCP) architecture that integrates general-purpose processors (CPUs) and accelerators (ACCs) to achieve exceptional performance as well as low-power consumption for the SoCs of embedded systems. The memory architectures of CPUs and ACCs were unified to improve programming and compiling efficiency. Advanced audio codec-low complexity (AAC-LC) stereo audio encoding was parallelized on a heterogeneous multi-core having homogeneous processor cores and dynamically reconfigurable processor (DRP) ACC cores in a preliminary evaluation of the HMCP architecture. The performance evaluation revealed that 54x AAC encoding was achieved on the chip with two CPUs at 600 MHz and two DRPs at 300 MHz, which achieved encoding of an entire CD within 1-2 min.",

keywords = "AAC encoding, Accelerator, Dynamically reconfigurable processor, Heterogeneous multi-core, Parallel processing",

author = "Hiroaki Shikano and Masaki Ito and Masafumi Onouchi and Takashi Todaka and Takanobu Tsunoda and Tomoyuki Kodama and Kunio Uchiyama and Toshihiko Odaka and Tatsuya Kamei and Ei Nagahama and Manabu Kusaoke and Yusuke Nitta and Yasutaka Wada and Keiji Kimura and Hironori Kasahara",

note = "Funding Information: Manuscript received September 8, 2007; revised December 3, 2007. Part of this work was supported by NEDO Advanced Heterogeneous Multiprocessor. H. Shikano, M. Ito, M. Onouchi, T. Todaka, T. Tsunoda, T. Kodama, K. Uchiyama, and T. Odaka are with Hitachi, Ltd., Tokyo 185-8601, Japan (e-mail: hiroaki.shikano.gm@hitachi.com). T. Kamei, E. Nagahama, M. Kusaoke, and Y. Nitta are with Renesas Technology Corporation, Tokyo 187-8588, Japan. H. Shikano, Y. Wada, K. Kimura, and H. Kasahara are with the Department of Computer Science, Waseda University, Tokyo 169-8555, Japan. Digital Object Identifier 10.1109/JSSC.2008.917531 Copyright: Copyright 2008 Elsevier B.V., All rights reserved.",

year = "2008",

month = jan,

doi = "10.1109/JSSC.2008.917531",

language = "English",

volume = "43",

pages = "902--908",

journal = "IEEE Journal of Solid-State Circuits",

issn = "0018-9200",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "4",

}

TY - JOUR

T1 - Heterogeneous multi-core architecture that enables 54x AAC-LC stereo encoding

AU - Shikano, Hiroaki

AU - Ito, Masaki

AU - Onouchi, Masafumi

AU - Todaka, Takashi

AU - Tsunoda, Takanobu

AU - Kodama, Tomoyuki

AU - Uchiyama, Kunio

AU - Odaka, Toshihiko

AU - Kamei, Tatsuya

AU - Nagahama, Ei

AU - Kusaoke, Manabu

AU - Nitta, Yusuke

AU - Wada, Yasutaka

AU - Kimura, Keiji

AU - Kasahara, Hironori

N1 - Funding Information: Manuscript received September 8, 2007; revised December 3, 2007. Part of this work was supported by NEDO Advanced Heterogeneous Multiprocessor. H. Shikano, M. Ito, M. Onouchi, T. Todaka, T. Tsunoda, T. Kodama, K. Uchiyama, and T. Odaka are with Hitachi, Ltd., Tokyo 185-8601, Japan (e-mail: hiroaki.shikano.gm@hitachi.com). T. Kamei, E. Nagahama, M. Kusaoke, and Y. Nitta are with Renesas Technology Corporation, Tokyo 187-8588, Japan. H. Shikano, Y. Wada, K. Kimura, and H. Kasahara are with the Department of Computer Science, Waseda University, Tokyo 169-8555, Japan. Digital Object Identifier 10.1109/JSSC.2008.917531 Copyright: Copyright 2008 Elsevier B.V., All rights reserved.

PY - 2008/1

Y1 - 2008/1

N2 - This paper describes a heterogeneous multi-core processor (HMCP) architecture that integrates general-purpose processors (CPUs) and accelerators (ACCs) to achieve exceptional performance as well as low-power consumption for the SoCs of embedded systems. The memory architectures of CPUs and ACCs were unified to improve programming and compiling efficiency. Advanced audio codec-low complexity (AAC-LC) stereo audio encoding was parallelized on a heterogeneous multi-core having homogeneous processor cores and dynamically reconfigurable processor (DRP) ACC cores in a preliminary evaluation of the HMCP architecture. The performance evaluation revealed that 54x AAC encoding was achieved on the chip with two CPUs at 600 MHz and two DRPs at 300 MHz, which achieved encoding of an entire CD within 1-2 min.

AB - This paper describes a heterogeneous multi-core processor (HMCP) architecture that integrates general-purpose processors (CPUs) and accelerators (ACCs) to achieve exceptional performance as well as low-power consumption for the SoCs of embedded systems. The memory architectures of CPUs and ACCs were unified to improve programming and compiling efficiency. Advanced audio codec-low complexity (AAC-LC) stereo audio encoding was parallelized on a heterogeneous multi-core having homogeneous processor cores and dynamically reconfigurable processor (DRP) ACC cores in a preliminary evaluation of the HMCP architecture. The performance evaluation revealed that 54x AAC encoding was achieved on the chip with two CPUs at 600 MHz and two DRPs at 300 MHz, which achieved encoding of an entire CD within 1-2 min.

KW - AAC encoding

KW - Accelerator

KW - Dynamically reconfigurable processor

KW - Heterogeneous multi-core

KW - Parallel processing

UR - http://www.scopus.com/inward/record.url?scp=41549114584&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=41549114584&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2008.917531

DO - 10.1109/JSSC.2008.917531

M3 - Article

AN - SCOPUS:41549114584

VL - 43

SP - 902

EP - 908

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 4

ER -

Heterogeneous multi-core architecture that enables 54x AAC-LC stereo encoding

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this