High dependable implementation of neural networks with networks on chip architecture and a backtracking routing algorithm

Yiping Dong, Kento Kumai, Zhen Lin, Yinghe Li, Takahiro Watanabe

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Networks on Chip (NoC), a new packet-based design method, with a new Dependable No Deadlock (DND) back-tracking routing algorithm are proposed to implement Artificial Neural Network (ANN). This system is simulated by NIRGAM NoC simulator to get system performance. Experimental results show that this proposed system has higher Connection-Per-Second (CPS), lower communication load than the exiting other implemented ANN. Furthermore this NoC implementation system is reconfigurable and expandable. In addition, this implementation method has a higher dependable than our former NoC implemented ANN system.

Original languageEnglish
Title of host publication1st Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, PrimeAsia 2009
Pages404-407
Number of pages4
DOIs
Publication statusPublished - 2009
Externally publishedYes
Event1st Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, PrimeAsia 2009 - Shanghai
Duration: 2009 Nov 192009 Nov 21

Other

Other1st Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, PrimeAsia 2009
CityShanghai
Period09/11/1909/11/21

Fingerprint

Routing algorithms
neural network
Neural networks
Simulators
Network-on-chip
Communication
communication
performance

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Education

Cite this

Dong, Y., Kumai, K., Lin, Z., Li, Y., & Watanabe, T. (2009). High dependable implementation of neural networks with networks on chip architecture and a backtracking routing algorithm. In 1st Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, PrimeAsia 2009 (pp. 404-407). [5397360] https://doi.org/10.1109/PRIMEASIA.2009.5397360

High dependable implementation of neural networks with networks on chip architecture and a backtracking routing algorithm. / Dong, Yiping; Kumai, Kento; Lin, Zhen; Li, Yinghe; Watanabe, Takahiro.

1st Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, PrimeAsia 2009. 2009. p. 404-407 5397360.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Dong, Y, Kumai, K, Lin, Z, Li, Y & Watanabe, T 2009, High dependable implementation of neural networks with networks on chip architecture and a backtracking routing algorithm. in 1st Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, PrimeAsia 2009., 5397360, pp. 404-407, 1st Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, PrimeAsia 2009, Shanghai, 09/11/19. https://doi.org/10.1109/PRIMEASIA.2009.5397360
Dong Y, Kumai K, Lin Z, Li Y, Watanabe T. High dependable implementation of neural networks with networks on chip architecture and a backtracking routing algorithm. In 1st Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, PrimeAsia 2009. 2009. p. 404-407. 5397360 https://doi.org/10.1109/PRIMEASIA.2009.5397360
Dong, Yiping ; Kumai, Kento ; Lin, Zhen ; Li, Yinghe ; Watanabe, Takahiro. / High dependable implementation of neural networks with networks on chip architecture and a backtracking routing algorithm. 1st Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, PrimeAsia 2009. 2009. pp. 404-407
@inproceedings{21151be4f45740aa82f7a41dc028bf78,
title = "High dependable implementation of neural networks with networks on chip architecture and a backtracking routing algorithm",
abstract = "Networks on Chip (NoC), a new packet-based design method, with a new Dependable No Deadlock (DND) back-tracking routing algorithm are proposed to implement Artificial Neural Network (ANN). This system is simulated by NIRGAM NoC simulator to get system performance. Experimental results show that this proposed system has higher Connection-Per-Second (CPS), lower communication load than the exiting other implemented ANN. Furthermore this NoC implementation system is reconfigurable and expandable. In addition, this implementation method has a higher dependable than our former NoC implemented ANN system.",
author = "Yiping Dong and Kento Kumai and Zhen Lin and Yinghe Li and Takahiro Watanabe",
year = "2009",
doi = "10.1109/PRIMEASIA.2009.5397360",
language = "English",
isbn = "9781424446698",
pages = "404--407",
booktitle = "1st Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, PrimeAsia 2009",

}

TY - GEN

T1 - High dependable implementation of neural networks with networks on chip architecture and a backtracking routing algorithm

AU - Dong, Yiping

AU - Kumai, Kento

AU - Lin, Zhen

AU - Li, Yinghe

AU - Watanabe, Takahiro

PY - 2009

Y1 - 2009

N2 - Networks on Chip (NoC), a new packet-based design method, with a new Dependable No Deadlock (DND) back-tracking routing algorithm are proposed to implement Artificial Neural Network (ANN). This system is simulated by NIRGAM NoC simulator to get system performance. Experimental results show that this proposed system has higher Connection-Per-Second (CPS), lower communication load than the exiting other implemented ANN. Furthermore this NoC implementation system is reconfigurable and expandable. In addition, this implementation method has a higher dependable than our former NoC implemented ANN system.

AB - Networks on Chip (NoC), a new packet-based design method, with a new Dependable No Deadlock (DND) back-tracking routing algorithm are proposed to implement Artificial Neural Network (ANN). This system is simulated by NIRGAM NoC simulator to get system performance. Experimental results show that this proposed system has higher Connection-Per-Second (CPS), lower communication load than the exiting other implemented ANN. Furthermore this NoC implementation system is reconfigurable and expandable. In addition, this implementation method has a higher dependable than our former NoC implemented ANN system.

UR - http://www.scopus.com/inward/record.url?scp=77949579082&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77949579082&partnerID=8YFLogxK

U2 - 10.1109/PRIMEASIA.2009.5397360

DO - 10.1109/PRIMEASIA.2009.5397360

M3 - Conference contribution

SN - 9781424446698

SP - 404

EP - 407

BT - 1st Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, PrimeAsia 2009

ER -