High-level power optimization based on thread partitioning

Jumpei Uchida, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki

    Research output: Contribution to journalArticle

    Abstract

    This paper proposes a thread partitioning algorithm in low power high-level synthesis. The algorithm is applied to high-level synthesis systems. In the systems, we can describe parallel behaving circuit blocks (threads) explicitly. First it focuses on a local register file RF in a thread. It partitions a thread into two sub-threads, one of which has RF and the other does not have RF. The partitioned sub-threads need to be synchronized with each other to keep the data dependency of the original thread. Since the partitioned sub-threads have waiting time for synchronization, gated clocks can be applied to each sub-thread. Then we can synthesize a low power circuit with a low area overhead, compared to the original circuit. Experimental results demonstrate effectiveness and efficiency of the algorithm.

    Original languageEnglish
    Pages (from-to)3075-3082
    Number of pages8
    JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
    VolumeE87-A
    Issue number12
    Publication statusPublished - 2004 Dec

    Fingerprint

    Thread
    Partitioning
    Optimization
    Networks (circuits)
    High-level Synthesis
    Clocks
    Synchronization
    Clock Synchronization
    Data Dependency
    Waiting Time
    High level synthesis
    Partition
    Experimental Results
    Demonstrate

    Keywords

    • Gated clocks
    • High-level synthesis
    • Low power
    • Thread partitioning

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Hardware and Architecture
    • Information Systems

    Cite this

    High-level power optimization based on thread partitioning. / Uchida, Jumpei; Togawa, Nozomu; Yanagisawa, Masao; Ohtsuki, Tatsuo.

    In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E87-A, No. 12, 12.2004, p. 3075-3082.

    Research output: Contribution to journalArticle

    @article{2a9fc198c96e421a88df7894591fe659,
    title = "High-level power optimization based on thread partitioning",
    abstract = "This paper proposes a thread partitioning algorithm in low power high-level synthesis. The algorithm is applied to high-level synthesis systems. In the systems, we can describe parallel behaving circuit blocks (threads) explicitly. First it focuses on a local register file RF in a thread. It partitions a thread into two sub-threads, one of which has RF and the other does not have RF. The partitioned sub-threads need to be synchronized with each other to keep the data dependency of the original thread. Since the partitioned sub-threads have waiting time for synchronization, gated clocks can be applied to each sub-thread. Then we can synthesize a low power circuit with a low area overhead, compared to the original circuit. Experimental results demonstrate effectiveness and efficiency of the algorithm.",
    keywords = "Gated clocks, High-level synthesis, Low power, Thread partitioning",
    author = "Jumpei Uchida and Nozomu Togawa and Masao Yanagisawa and Tatsuo Ohtsuki",
    year = "2004",
    month = "12",
    language = "English",
    volume = "E87-A",
    pages = "3075--3082",
    journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
    issn = "0916-8508",
    publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
    number = "12",

    }

    TY - JOUR

    T1 - High-level power optimization based on thread partitioning

    AU - Uchida, Jumpei

    AU - Togawa, Nozomu

    AU - Yanagisawa, Masao

    AU - Ohtsuki, Tatsuo

    PY - 2004/12

    Y1 - 2004/12

    N2 - This paper proposes a thread partitioning algorithm in low power high-level synthesis. The algorithm is applied to high-level synthesis systems. In the systems, we can describe parallel behaving circuit blocks (threads) explicitly. First it focuses on a local register file RF in a thread. It partitions a thread into two sub-threads, one of which has RF and the other does not have RF. The partitioned sub-threads need to be synchronized with each other to keep the data dependency of the original thread. Since the partitioned sub-threads have waiting time for synchronization, gated clocks can be applied to each sub-thread. Then we can synthesize a low power circuit with a low area overhead, compared to the original circuit. Experimental results demonstrate effectiveness and efficiency of the algorithm.

    AB - This paper proposes a thread partitioning algorithm in low power high-level synthesis. The algorithm is applied to high-level synthesis systems. In the systems, we can describe parallel behaving circuit blocks (threads) explicitly. First it focuses on a local register file RF in a thread. It partitions a thread into two sub-threads, one of which has RF and the other does not have RF. The partitioned sub-threads need to be synchronized with each other to keep the data dependency of the original thread. Since the partitioned sub-threads have waiting time for synchronization, gated clocks can be applied to each sub-thread. Then we can synthesize a low power circuit with a low area overhead, compared to the original circuit. Experimental results demonstrate effectiveness and efficiency of the algorithm.

    KW - Gated clocks

    KW - High-level synthesis

    KW - Low power

    KW - Thread partitioning

    UR - http://www.scopus.com/inward/record.url?scp=11144295706&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=11144295706&partnerID=8YFLogxK

    M3 - Article

    AN - SCOPUS:11144295706

    VL - E87-A

    SP - 3075

    EP - 3082

    JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    SN - 0916-8508

    IS - 12

    ER -