High-parallel performance-aware LDPC decoder IP core design for WiMAX

Xiongxin Zhao, Zhixiang Chen, Xiao Peng, Dajiang Zhou, Satoshi Goto

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    2 Citations (Scopus)

    Abstract

    In this paper, we propose a synthesizable LDPC decoder IP core for the WiMAX system with high parallelism and enhanced error-correcting performance. The proposed fully-parallel layered decoder architecture can fully support multi-mode decoding specified in WiMAX with 12∼24 clock cycles for processing one iteration. By applying the 3-state processing schedule, it achieves twice parallelism with minor circuit area increase compared to state-of-the-art work, thus results in 46.8% improvement in power efficiency.

    Original languageEnglish
    Title of host publicationMidwest Symposium on Circuits and Systems
    Pages1136-1139
    Number of pages4
    DOIs
    Publication statusPublished - 2013
    Event2013 IEEE 56th International Midwest Symposium on Circuits and Systems, MWSCAS 2013 - Columbus, OH
    Duration: 2013 Aug 42013 Aug 7

    Other

    Other2013 IEEE 56th International Midwest Symposium on Circuits and Systems, MWSCAS 2013
    CityColumbus, OH
    Period13/8/413/8/7

    Fingerprint

    Processing
    Decoding
    Clocks
    Networks (circuits)
    Intellectual property core

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Electronic, Optical and Magnetic Materials

    Cite this

    Zhao, X., Chen, Z., Peng, X., Zhou, D., & Goto, S. (2013). High-parallel performance-aware LDPC decoder IP core design for WiMAX. In Midwest Symposium on Circuits and Systems (pp. 1136-1139). [6674853] https://doi.org/10.1109/MWSCAS.2013.6674853

    High-parallel performance-aware LDPC decoder IP core design for WiMAX. / Zhao, Xiongxin; Chen, Zhixiang; Peng, Xiao; Zhou, Dajiang; Goto, Satoshi.

    Midwest Symposium on Circuits and Systems. 2013. p. 1136-1139 6674853.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Zhao, X, Chen, Z, Peng, X, Zhou, D & Goto, S 2013, High-parallel performance-aware LDPC decoder IP core design for WiMAX. in Midwest Symposium on Circuits and Systems., 6674853, pp. 1136-1139, 2013 IEEE 56th International Midwest Symposium on Circuits and Systems, MWSCAS 2013, Columbus, OH, 13/8/4. https://doi.org/10.1109/MWSCAS.2013.6674853
    Zhao X, Chen Z, Peng X, Zhou D, Goto S. High-parallel performance-aware LDPC decoder IP core design for WiMAX. In Midwest Symposium on Circuits and Systems. 2013. p. 1136-1139. 6674853 https://doi.org/10.1109/MWSCAS.2013.6674853
    Zhao, Xiongxin ; Chen, Zhixiang ; Peng, Xiao ; Zhou, Dajiang ; Goto, Satoshi. / High-parallel performance-aware LDPC decoder IP core design for WiMAX. Midwest Symposium on Circuits and Systems. 2013. pp. 1136-1139
    @inproceedings{9c9e1161d3be40cd90f5022846a45285,
    title = "High-parallel performance-aware LDPC decoder IP core design for WiMAX",
    abstract = "In this paper, we propose a synthesizable LDPC decoder IP core for the WiMAX system with high parallelism and enhanced error-correcting performance. The proposed fully-parallel layered decoder architecture can fully support multi-mode decoding specified in WiMAX with 12∼24 clock cycles for processing one iteration. By applying the 3-state processing schedule, it achieves twice parallelism with minor circuit area increase compared to state-of-the-art work, thus results in 46.8{\%} improvement in power efficiency.",
    author = "Xiongxin Zhao and Zhixiang Chen and Xiao Peng and Dajiang Zhou and Satoshi Goto",
    year = "2013",
    doi = "10.1109/MWSCAS.2013.6674853",
    language = "English",
    isbn = "9781479900664",
    pages = "1136--1139",
    booktitle = "Midwest Symposium on Circuits and Systems",

    }

    TY - GEN

    T1 - High-parallel performance-aware LDPC decoder IP core design for WiMAX

    AU - Zhao, Xiongxin

    AU - Chen, Zhixiang

    AU - Peng, Xiao

    AU - Zhou, Dajiang

    AU - Goto, Satoshi

    PY - 2013

    Y1 - 2013

    N2 - In this paper, we propose a synthesizable LDPC decoder IP core for the WiMAX system with high parallelism and enhanced error-correcting performance. The proposed fully-parallel layered decoder architecture can fully support multi-mode decoding specified in WiMAX with 12∼24 clock cycles for processing one iteration. By applying the 3-state processing schedule, it achieves twice parallelism with minor circuit area increase compared to state-of-the-art work, thus results in 46.8% improvement in power efficiency.

    AB - In this paper, we propose a synthesizable LDPC decoder IP core for the WiMAX system with high parallelism and enhanced error-correcting performance. The proposed fully-parallel layered decoder architecture can fully support multi-mode decoding specified in WiMAX with 12∼24 clock cycles for processing one iteration. By applying the 3-state processing schedule, it achieves twice parallelism with minor circuit area increase compared to state-of-the-art work, thus results in 46.8% improvement in power efficiency.

    UR - http://www.scopus.com/inward/record.url?scp=84893196319&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84893196319&partnerID=8YFLogxK

    U2 - 10.1109/MWSCAS.2013.6674853

    DO - 10.1109/MWSCAS.2013.6674853

    M3 - Conference contribution

    AN - SCOPUS:84893196319

    SN - 9781479900664

    SP - 1136

    EP - 1139

    BT - Midwest Symposium on Circuits and Systems

    ER -