High parallel variation banyan network based permutation network for reconfigurable LDPC decoder

Xiao Peng; Zhixiang Chen; Xiongxin Zhao; Fumiaki Maehara; Satoshi Goto

doi:10.1109/ASAP.2010.5540964

High parallel variation banyan network based permutation network for reconfigurable LDPC decoder

Xiao Peng, Zhixiang Chen, Xiongxin Zhao, Fumiaki Maehara, Satoshi Goto

School of Fundamental Science and Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

7 Citations (Scopus)

Abstract

Permutation network plays an important role in the reconfigurable QC-LDPC decoder for most modern wireless communication systems with multiple code rates and various code lengths. In this paper, we propose the variation Banyan network (VBN) based permutation network architecture for the reconfigurable QC-LDPC decoders and give the control signal generating algorithm for cyclic shift. Through introducing the bypass network, we put forward the nonblocking scheme for any input number and shift number. In addition, the optimized VBN is proposed for WiMAX and WiFi standard, which can shift at most 4 groups of input data, and greatly reduce the hardware complexity. The synthesis results using the 90nm technology demonstrate that the proposed permutation network can be implemented with the gate count of 18.3k and the frequency of 600 MHz.

Original language	English
Title of host publication	ASAP 10 - 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors, Conference Proceedings
Pages	233-238
Number of pages	6
DOIs	https://doi.org/10.1109/ASAP.2010.5540964
Publication status	Published - 2010 Aug 27
Event	21st IEEE International Conference on Application-specific Systems, Architectures and Processors, ASAP 2010 - Rennes, France Duration: 2010 Jul 7 → 2010 Jul 9

Publication series

Name	Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors
ISSN (Print)	1063-6862

Conference

Conference	21st IEEE International Conference on Application-specific Systems, Architectures and Processors, ASAP 2010
Country	France
City	Rennes
Period	10/7/7 → 10/7/9

Keywords

Banyan network
LDPC decoder
Permutation
Reconfigurable

ASJC Scopus subject areas

Hardware and Architecture
Computer Networks and Communications

Access to Document

10.1109/ASAP.2010.5540964

Fingerprint Dive into the research topics of 'High parallel variation banyan network based permutation network for reconfigurable LDPC decoder'. Together they form a unique fingerprint.

Cite this

Peng, X., Chen, Z., Zhao, X., Maehara, F., & Goto, S. (2010). High parallel variation banyan network based permutation network for reconfigurable LDPC decoder. In ASAP 10 - 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors, Conference Proceedings (pp. 233-238). [5540964] (Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors). https://doi.org/10.1109/ASAP.2010.5540964

High parallel variation banyan network based permutation network for reconfigurable LDPC decoder. / Peng, Xiao; Chen, Zhixiang; Zhao, Xiongxin; Maehara, Fumiaki; Goto, Satoshi.

ASAP 10 - 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors, Conference Proceedings. 2010. p. 233-238 5540964 (Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Peng, X, Chen, Z, Zhao, X, Maehara, F & Goto, S 2010, High parallel variation banyan network based permutation network for reconfigurable LDPC decoder. in ASAP 10 - 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors, Conference Proceedings., 5540964, Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors, pp. 233-238, 21st IEEE International Conference on Application-specific Systems, Architectures and Processors, ASAP 2010, Rennes, France, 10/7/7. https://doi.org/10.1109/ASAP.2010.5540964

Peng X, Chen Z, Zhao X, Maehara F, Goto S. High parallel variation banyan network based permutation network for reconfigurable LDPC decoder. In ASAP 10 - 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors, Conference Proceedings. 2010. p. 233-238. 5540964. (Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors). https://doi.org/10.1109/ASAP.2010.5540964

Peng, Xiao ; Chen, Zhixiang ; Zhao, Xiongxin ; Maehara, Fumiaki ; Goto, Satoshi. / High parallel variation banyan network based permutation network for reconfigurable LDPC decoder. ASAP 10 - 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors, Conference Proceedings. 2010. pp. 233-238 (Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors).

@inproceedings{0e45df8630c74954aca49a4ee4a03712,

title = "High parallel variation banyan network based permutation network for reconfigurable LDPC decoder",

abstract = "Permutation network plays an important role in the reconfigurable QC-LDPC decoder for most modern wireless communication systems with multiple code rates and various code lengths. In this paper, we propose the variation Banyan network (VBN) based permutation network architecture for the reconfigurable QC-LDPC decoders and give the control signal generating algorithm for cyclic shift. Through introducing the bypass network, we put forward the nonblocking scheme for any input number and shift number. In addition, the optimized VBN is proposed for WiMAX and WiFi standard, which can shift at most 4 groups of input data, and greatly reduce the hardware complexity. The synthesis results using the 90nm technology demonstrate that the proposed permutation network can be implemented with the gate count of 18.3k and the frequency of 600 MHz.",

keywords = "Banyan network, LDPC decoder, Permutation, Reconfigurable",

author = "Xiao Peng and Zhixiang Chen and Xiongxin Zhao and Fumiaki Maehara and Satoshi Goto",

year = "2010",

month = aug,

day = "27",

doi = "10.1109/ASAP.2010.5540964",

language = "English",

isbn = "9781424469673",

series = "Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",

pages = "233--238",

booktitle = "ASAP 10 - 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors, Conference Proceedings",

note = "21st IEEE International Conference on Application-specific Systems, Architectures and Processors, ASAP 2010 ; Conference date: 07-07-2010 Through 09-07-2010",

}

TY - GEN

T1 - High parallel variation banyan network based permutation network for reconfigurable LDPC decoder

AU - Peng, Xiao

AU - Chen, Zhixiang

AU - Zhao, Xiongxin

AU - Maehara, Fumiaki

AU - Goto, Satoshi

PY - 2010/8/27

Y1 - 2010/8/27

N2 - Permutation network plays an important role in the reconfigurable QC-LDPC decoder for most modern wireless communication systems with multiple code rates and various code lengths. In this paper, we propose the variation Banyan network (VBN) based permutation network architecture for the reconfigurable QC-LDPC decoders and give the control signal generating algorithm for cyclic shift. Through introducing the bypass network, we put forward the nonblocking scheme for any input number and shift number. In addition, the optimized VBN is proposed for WiMAX and WiFi standard, which can shift at most 4 groups of input data, and greatly reduce the hardware complexity. The synthesis results using the 90nm technology demonstrate that the proposed permutation network can be implemented with the gate count of 18.3k and the frequency of 600 MHz.

AB - Permutation network plays an important role in the reconfigurable QC-LDPC decoder for most modern wireless communication systems with multiple code rates and various code lengths. In this paper, we propose the variation Banyan network (VBN) based permutation network architecture for the reconfigurable QC-LDPC decoders and give the control signal generating algorithm for cyclic shift. Through introducing the bypass network, we put forward the nonblocking scheme for any input number and shift number. In addition, the optimized VBN is proposed for WiMAX and WiFi standard, which can shift at most 4 groups of input data, and greatly reduce the hardware complexity. The synthesis results using the 90nm technology demonstrate that the proposed permutation network can be implemented with the gate count of 18.3k and the frequency of 600 MHz.

KW - Banyan network

KW - LDPC decoder

KW - Permutation

KW - Reconfigurable

UR - http://www.scopus.com/inward/record.url?scp=77955901732&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77955901732&partnerID=8YFLogxK

U2 - 10.1109/ASAP.2010.5540964

DO - 10.1109/ASAP.2010.5540964

M3 - Conference contribution

AN - SCOPUS:77955901732

SN - 9781424469673

T3 - Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

SP - 233

EP - 238

BT - ASAP 10 - 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors, Conference Proceedings

T2 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors, ASAP 2010

Y2 - 7 July 2010 through 9 July 2010

ER -