High performance and low latency mapping for neural network into network on chip architecture

Yiping Dong, Yang Wang, Zhen Lin, Takahiro Watanabe

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Fingerprint Dive into the research topics of 'High performance and low latency mapping for neural network into network on chip architecture'. Together they form a unique fingerprint.

Engineering & Materials Science