High-performance embedded SOI DRAM architecture for the low-power supply

Tadaaki Yamauchi, Fukashi Morisita, Shigenobu Maeda, Kazutami Arimoto, Kazuyasu Fujishima, Hideyuki Ozaki, Tsutomu Yoshihara

Research output: Contribution to journalArticle

Abstract

This paper presents the high-performance DRAM array and logic architecture for a sub-1.2-V embedded silicon-on-insulator (SOI) DRAM. The degradation of the transistor performance caused by boosted wordline voltage level is distinctly apparent in the low voltage range. In our proposed stressless SOI DRAM array, the applied electric field to the gate oxide of the memory-cell transistor can be relaxed. The crucial problem that the gate oxide of the embedded-DRAM process must be thicker than that of the logic process can be solved. As a result, the performance degradation of the logic transistor can be avoided without forming the gate oxides of the memory-cell array and the logic circuits individually. In addition, the data retention characteristics can be improved. Secondly, we propose the body-bias-controlled SOI-circuit architecture which enhances the performance of the logic circuit at sub-1.2-V power supply voltage. Experimental results verify that the proposed circuit architecture has the potential to reduce the gate-delay time up to 30% compared to the conventional one. This proposed architecture could provide high performance in the low-voltage embedded SOI DRAM.

Original languageEnglish
Pages (from-to)1169-1178
Number of pages10
JournalIEEE Journal of Solid-State Circuits
Volume35
Issue number8
DOIs
Publication statusPublished - 2000 Aug
Externally publishedYes

Fingerprint

Dynamic random access storage
Silicon
Transistors
Logic circuits
Electric potential
Oxides
Data storage equipment
Degradation
Networks (circuits)
Time delay
Electric fields

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Yamauchi, T., Morisita, F., Maeda, S., Arimoto, K., Fujishima, K., Ozaki, H., & Yoshihara, T. (2000). High-performance embedded SOI DRAM architecture for the low-power supply. IEEE Journal of Solid-State Circuits, 35(8), 1169-1178. https://doi.org/10.1109/4.859506

High-performance embedded SOI DRAM architecture for the low-power supply. / Yamauchi, Tadaaki; Morisita, Fukashi; Maeda, Shigenobu; Arimoto, Kazutami; Fujishima, Kazuyasu; Ozaki, Hideyuki; Yoshihara, Tsutomu.

In: IEEE Journal of Solid-State Circuits, Vol. 35, No. 8, 08.2000, p. 1169-1178.

Research output: Contribution to journalArticle

Yamauchi, T, Morisita, F, Maeda, S, Arimoto, K, Fujishima, K, Ozaki, H & Yoshihara, T 2000, 'High-performance embedded SOI DRAM architecture for the low-power supply', IEEE Journal of Solid-State Circuits, vol. 35, no. 8, pp. 1169-1178. https://doi.org/10.1109/4.859506
Yamauchi T, Morisita F, Maeda S, Arimoto K, Fujishima K, Ozaki H et al. High-performance embedded SOI DRAM architecture for the low-power supply. IEEE Journal of Solid-State Circuits. 2000 Aug;35(8):1169-1178. https://doi.org/10.1109/4.859506
Yamauchi, Tadaaki ; Morisita, Fukashi ; Maeda, Shigenobu ; Arimoto, Kazutami ; Fujishima, Kazuyasu ; Ozaki, Hideyuki ; Yoshihara, Tsutomu. / High-performance embedded SOI DRAM architecture for the low-power supply. In: IEEE Journal of Solid-State Circuits. 2000 ; Vol. 35, No. 8. pp. 1169-1178.
@article{2c5d31339fb54544896eb1e4ac8ba60b,
title = "High-performance embedded SOI DRAM architecture for the low-power supply",
abstract = "This paper presents the high-performance DRAM array and logic architecture for a sub-1.2-V embedded silicon-on-insulator (SOI) DRAM. The degradation of the transistor performance caused by boosted wordline voltage level is distinctly apparent in the low voltage range. In our proposed stressless SOI DRAM array, the applied electric field to the gate oxide of the memory-cell transistor can be relaxed. The crucial problem that the gate oxide of the embedded-DRAM process must be thicker than that of the logic process can be solved. As a result, the performance degradation of the logic transistor can be avoided without forming the gate oxides of the memory-cell array and the logic circuits individually. In addition, the data retention characteristics can be improved. Secondly, we propose the body-bias-controlled SOI-circuit architecture which enhances the performance of the logic circuit at sub-1.2-V power supply voltage. Experimental results verify that the proposed circuit architecture has the potential to reduce the gate-delay time up to 30{\%} compared to the conventional one. This proposed architecture could provide high performance in the low-voltage embedded SOI DRAM.",
author = "Tadaaki Yamauchi and Fukashi Morisita and Shigenobu Maeda and Kazutami Arimoto and Kazuyasu Fujishima and Hideyuki Ozaki and Tsutomu Yoshihara",
year = "2000",
month = "8",
doi = "10.1109/4.859506",
language = "English",
volume = "35",
pages = "1169--1178",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "8",

}

TY - JOUR

T1 - High-performance embedded SOI DRAM architecture for the low-power supply

AU - Yamauchi, Tadaaki

AU - Morisita, Fukashi

AU - Maeda, Shigenobu

AU - Arimoto, Kazutami

AU - Fujishima, Kazuyasu

AU - Ozaki, Hideyuki

AU - Yoshihara, Tsutomu

PY - 2000/8

Y1 - 2000/8

N2 - This paper presents the high-performance DRAM array and logic architecture for a sub-1.2-V embedded silicon-on-insulator (SOI) DRAM. The degradation of the transistor performance caused by boosted wordline voltage level is distinctly apparent in the low voltage range. In our proposed stressless SOI DRAM array, the applied electric field to the gate oxide of the memory-cell transistor can be relaxed. The crucial problem that the gate oxide of the embedded-DRAM process must be thicker than that of the logic process can be solved. As a result, the performance degradation of the logic transistor can be avoided without forming the gate oxides of the memory-cell array and the logic circuits individually. In addition, the data retention characteristics can be improved. Secondly, we propose the body-bias-controlled SOI-circuit architecture which enhances the performance of the logic circuit at sub-1.2-V power supply voltage. Experimental results verify that the proposed circuit architecture has the potential to reduce the gate-delay time up to 30% compared to the conventional one. This proposed architecture could provide high performance in the low-voltage embedded SOI DRAM.

AB - This paper presents the high-performance DRAM array and logic architecture for a sub-1.2-V embedded silicon-on-insulator (SOI) DRAM. The degradation of the transistor performance caused by boosted wordline voltage level is distinctly apparent in the low voltage range. In our proposed stressless SOI DRAM array, the applied electric field to the gate oxide of the memory-cell transistor can be relaxed. The crucial problem that the gate oxide of the embedded-DRAM process must be thicker than that of the logic process can be solved. As a result, the performance degradation of the logic transistor can be avoided without forming the gate oxides of the memory-cell array and the logic circuits individually. In addition, the data retention characteristics can be improved. Secondly, we propose the body-bias-controlled SOI-circuit architecture which enhances the performance of the logic circuit at sub-1.2-V power supply voltage. Experimental results verify that the proposed circuit architecture has the potential to reduce the gate-delay time up to 30% compared to the conventional one. This proposed architecture could provide high performance in the low-voltage embedded SOI DRAM.

UR - http://www.scopus.com/inward/record.url?scp=0034248148&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0034248148&partnerID=8YFLogxK

U2 - 10.1109/4.859506

DO - 10.1109/4.859506

M3 - Article

AN - SCOPUS:0034248148

VL - 35

SP - 1169

EP - 1178

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 8

ER -