HIGH PERFORMANCE LSI DIGITAL SIGNAL PROCESSOR FOR COMMUNICATION.

Yukou Mochida, Kazuo Murano, Toshitaka Tsuda, Hirohisa Gambe, Shigeru Fujii

    Research output: Contribution to journalArticle

    3 Citations (Scopus)

    Abstract

    This paper describes a newly developed CMOS LSI DSP (FDSP3). It has a powerful multiplier, which operates at a rate of 10 M-operations/s, almost twice as fast as the fastest existing LSI DSP's. Some key techniques to attain these high performance characteristics of the DSP are described. Suitable memory capacities of the RAM and ROM were analyzed as a function of the operational capability of the DSP. These were reflected in the design of the FDSP3. To assist in the development of the program, support tools have been developed. A Pascal based cross compiler and an on-line debugging tool are described.

    Original languageEnglish
    Pages (from-to)347-356
    Number of pages10
    JournalIEEE Journal on Selected Areas in Communications
    VolumeSAC-3
    Issue number2
    Publication statusPublished - 1985 Mar

      Fingerprint

    ASJC Scopus subject areas

    • Computer Networks and Communications
    • Electrical and Electronic Engineering

    Cite this

    Mochida, Y., Murano, K., Tsuda, T., Gambe, H., & Fujii, S. (1985). HIGH PERFORMANCE LSI DIGITAL SIGNAL PROCESSOR FOR COMMUNICATION. IEEE Journal on Selected Areas in Communications, SAC-3(2), 347-356.