High performance NoC architecture for two hidden layers BP neural network

Yiping Dong, Takahiro Watanabe

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Artificial Neural Networks (ANNs)are widely used in applications of an intelligent system such as pattern recognition, fuzzy system, optimization and control. We have already proposed a novel NoC architecture for different kinds of BPANNs [1][2] and it was shown that the architecture is a promising hardware implementation for Neural Network. However, some problems to be solved are still remained. One of them is performance. In this paper, we propose another NoC architecture, network topology and routing strategy for higher performance. Experimental results by NoC simulator show that this new architecture and routing strategy reduce the communication load, reduce both latency by 7.7% and dynamic power consumption by 10.3% and also improve throughput by 8.1%, all compared with the previous one.

Original languageEnglish
Title of host publication2008 International SoC Design Conference, ISOCC 2008
Volume1
DOIs
Publication statusPublished - 2008
Event2008 International SoC Design Conference, ISOCC 2008 - Busan
Duration: 2008 Nov 242008 Nov 25

Other

Other2008 International SoC Design Conference, ISOCC 2008
CityBusan
Period08/11/2408/11/25

Fingerprint

Neural networks
Intelligent systems
Fuzzy systems
Network architecture
Pattern recognition
Electric power utilization
Simulators
Throughput
Topology
Hardware
Communication
Network-on-chip

Keywords

  • Architecture
  • Network on Chip
  • Neural Network

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software

Cite this

Dong, Y., & Watanabe, T. (2008). High performance NoC architecture for two hidden layers BP neural network. In 2008 International SoC Design Conference, ISOCC 2008 (Vol. 1). [4815624] https://doi.org/10.1109/SOCDC.2008.4815624

High performance NoC architecture for two hidden layers BP neural network. / Dong, Yiping; Watanabe, Takahiro.

2008 International SoC Design Conference, ISOCC 2008. Vol. 1 2008. 4815624.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Dong, Y & Watanabe, T 2008, High performance NoC architecture for two hidden layers BP neural network. in 2008 International SoC Design Conference, ISOCC 2008. vol. 1, 4815624, 2008 International SoC Design Conference, ISOCC 2008, Busan, 08/11/24. https://doi.org/10.1109/SOCDC.2008.4815624
Dong Y, Watanabe T. High performance NoC architecture for two hidden layers BP neural network. In 2008 International SoC Design Conference, ISOCC 2008. Vol. 1. 2008. 4815624 https://doi.org/10.1109/SOCDC.2008.4815624
Dong, Yiping ; Watanabe, Takahiro. / High performance NoC architecture for two hidden layers BP neural network. 2008 International SoC Design Conference, ISOCC 2008. Vol. 1 2008.
@inproceedings{68e14df222a441a49faeca7958e304de,
title = "High performance NoC architecture for two hidden layers BP neural network",
abstract = "Artificial Neural Networks (ANNs)are widely used in applications of an intelligent system such as pattern recognition, fuzzy system, optimization and control. We have already proposed a novel NoC architecture for different kinds of BPANNs [1][2] and it was shown that the architecture is a promising hardware implementation for Neural Network. However, some problems to be solved are still remained. One of them is performance. In this paper, we propose another NoC architecture, network topology and routing strategy for higher performance. Experimental results by NoC simulator show that this new architecture and routing strategy reduce the communication load, reduce both latency by 7.7{\%} and dynamic power consumption by 10.3{\%} and also improve throughput by 8.1{\%}, all compared with the previous one.",
keywords = "Architecture, Network on Chip, Neural Network",
author = "Yiping Dong and Takahiro Watanabe",
year = "2008",
doi = "10.1109/SOCDC.2008.4815624",
language = "English",
isbn = "9781424425990",
volume = "1",
booktitle = "2008 International SoC Design Conference, ISOCC 2008",

}

TY - GEN

T1 - High performance NoC architecture for two hidden layers BP neural network

AU - Dong, Yiping

AU - Watanabe, Takahiro

PY - 2008

Y1 - 2008

N2 - Artificial Neural Networks (ANNs)are widely used in applications of an intelligent system such as pattern recognition, fuzzy system, optimization and control. We have already proposed a novel NoC architecture for different kinds of BPANNs [1][2] and it was shown that the architecture is a promising hardware implementation for Neural Network. However, some problems to be solved are still remained. One of them is performance. In this paper, we propose another NoC architecture, network topology and routing strategy for higher performance. Experimental results by NoC simulator show that this new architecture and routing strategy reduce the communication load, reduce both latency by 7.7% and dynamic power consumption by 10.3% and also improve throughput by 8.1%, all compared with the previous one.

AB - Artificial Neural Networks (ANNs)are widely used in applications of an intelligent system such as pattern recognition, fuzzy system, optimization and control. We have already proposed a novel NoC architecture for different kinds of BPANNs [1][2] and it was shown that the architecture is a promising hardware implementation for Neural Network. However, some problems to be solved are still remained. One of them is performance. In this paper, we propose another NoC architecture, network topology and routing strategy for higher performance. Experimental results by NoC simulator show that this new architecture and routing strategy reduce the communication load, reduce both latency by 7.7% and dynamic power consumption by 10.3% and also improve throughput by 8.1%, all compared with the previous one.

KW - Architecture

KW - Network on Chip

KW - Neural Network

UR - http://www.scopus.com/inward/record.url?scp=69949110642&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=69949110642&partnerID=8YFLogxK

U2 - 10.1109/SOCDC.2008.4815624

DO - 10.1109/SOCDC.2008.4815624

M3 - Conference contribution

SN - 9781424425990

VL - 1

BT - 2008 International SoC Design Conference, ISOCC 2008

ER -