High profile intra prediction architecture for H.264

Xun He, Dajiang Zhou, Jinjia Zhou, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

This paper presents a new architecture for high performance intra prediction in H.264/AVC video coding standard, which can support H.264 high profile features. Our goal is to design an Intra prediction engine for Ultra High Definition (UHD) Decoder (4Kx2K@60fps). The proposed architecture can achieve very stable throughput, which can process any H.264 intra prediction modes within 66 cycles. Comparing with previous design, this feature can guarantee the whole decoding pipeline to work efficiently. The proposed architecture can overlap data preparing time and prediction time, which can finish data loading and storing within 2 cycles pipeline stalls. We apply the combined module approach to achieve high throughput and low area cost for ultra high-definition video, which can support all H.264 features. The proposed architecture is verified to work at 81 MHz in a Xilinx V4 FPGA. It costs about 53.9K Gates by using TSMC 90nm and satisfies requirement of our UHD Decoder.

Original languageEnglish
Title of host publication2009 International SoC Design Conference, ISOCC 2009
Pages57-60
Number of pages4
DOIs
Publication statusPublished - 2009
Event2009 International SoC Design Conference, ISOCC 2009 - Busan
Duration: 2009 Nov 222009 Nov 24

Other

Other2009 International SoC Design Conference, ISOCC 2009
CityBusan
Period09/11/2209/11/24

Fingerprint

Pipelines
Throughput
Image coding
Decoding
Field programmable gate arrays (FPGA)
Costs
Engines

Keywords

  • H.264
  • High profile
  • Intra prediction
  • UHD

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

He, X., Zhou, D., Zhou, J., & Goto, S. (2009). High profile intra prediction architecture for H.264. In 2009 International SoC Design Conference, ISOCC 2009 (pp. 57-60). [5423874] https://doi.org/10.1109/SOCDC.2009.5423874

High profile intra prediction architecture for H.264. / He, Xun; Zhou, Dajiang; Zhou, Jinjia; Goto, Satoshi.

2009 International SoC Design Conference, ISOCC 2009. 2009. p. 57-60 5423874.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

He, X, Zhou, D, Zhou, J & Goto, S 2009, High profile intra prediction architecture for H.264. in 2009 International SoC Design Conference, ISOCC 2009., 5423874, pp. 57-60, 2009 International SoC Design Conference, ISOCC 2009, Busan, 09/11/22. https://doi.org/10.1109/SOCDC.2009.5423874
He X, Zhou D, Zhou J, Goto S. High profile intra prediction architecture for H.264. In 2009 International SoC Design Conference, ISOCC 2009. 2009. p. 57-60. 5423874 https://doi.org/10.1109/SOCDC.2009.5423874
He, Xun ; Zhou, Dajiang ; Zhou, Jinjia ; Goto, Satoshi. / High profile intra prediction architecture for H.264. 2009 International SoC Design Conference, ISOCC 2009. 2009. pp. 57-60
@inproceedings{cce9230fa6c746a698714b694a702461,
title = "High profile intra prediction architecture for H.264",
abstract = "This paper presents a new architecture for high performance intra prediction in H.264/AVC video coding standard, which can support H.264 high profile features. Our goal is to design an Intra prediction engine for Ultra High Definition (UHD) Decoder (4Kx2K@60fps). The proposed architecture can achieve very stable throughput, which can process any H.264 intra prediction modes within 66 cycles. Comparing with previous design, this feature can guarantee the whole decoding pipeline to work efficiently. The proposed architecture can overlap data preparing time and prediction time, which can finish data loading and storing within 2 cycles pipeline stalls. We apply the combined module approach to achieve high throughput and low area cost for ultra high-definition video, which can support all H.264 features. The proposed architecture is verified to work at 81 MHz in a Xilinx V4 FPGA. It costs about 53.9K Gates by using TSMC 90nm and satisfies requirement of our UHD Decoder.",
keywords = "H.264, High profile, Intra prediction, UHD",
author = "Xun He and Dajiang Zhou and Jinjia Zhou and Satoshi Goto",
year = "2009",
doi = "10.1109/SOCDC.2009.5423874",
language = "English",
isbn = "9781424450343",
pages = "57--60",
booktitle = "2009 International SoC Design Conference, ISOCC 2009",

}

TY - GEN

T1 - High profile intra prediction architecture for H.264

AU - He, Xun

AU - Zhou, Dajiang

AU - Zhou, Jinjia

AU - Goto, Satoshi

PY - 2009

Y1 - 2009

N2 - This paper presents a new architecture for high performance intra prediction in H.264/AVC video coding standard, which can support H.264 high profile features. Our goal is to design an Intra prediction engine for Ultra High Definition (UHD) Decoder (4Kx2K@60fps). The proposed architecture can achieve very stable throughput, which can process any H.264 intra prediction modes within 66 cycles. Comparing with previous design, this feature can guarantee the whole decoding pipeline to work efficiently. The proposed architecture can overlap data preparing time and prediction time, which can finish data loading and storing within 2 cycles pipeline stalls. We apply the combined module approach to achieve high throughput and low area cost for ultra high-definition video, which can support all H.264 features. The proposed architecture is verified to work at 81 MHz in a Xilinx V4 FPGA. It costs about 53.9K Gates by using TSMC 90nm and satisfies requirement of our UHD Decoder.

AB - This paper presents a new architecture for high performance intra prediction in H.264/AVC video coding standard, which can support H.264 high profile features. Our goal is to design an Intra prediction engine for Ultra High Definition (UHD) Decoder (4Kx2K@60fps). The proposed architecture can achieve very stable throughput, which can process any H.264 intra prediction modes within 66 cycles. Comparing with previous design, this feature can guarantee the whole decoding pipeline to work efficiently. The proposed architecture can overlap data preparing time and prediction time, which can finish data loading and storing within 2 cycles pipeline stalls. We apply the combined module approach to achieve high throughput and low area cost for ultra high-definition video, which can support all H.264 features. The proposed architecture is verified to work at 81 MHz in a Xilinx V4 FPGA. It costs about 53.9K Gates by using TSMC 90nm and satisfies requirement of our UHD Decoder.

KW - H.264

KW - High profile

KW - Intra prediction

KW - UHD

UR - http://www.scopus.com/inward/record.url?scp=77951474980&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77951474980&partnerID=8YFLogxK

U2 - 10.1109/SOCDC.2009.5423874

DO - 10.1109/SOCDC.2009.5423874

M3 - Conference contribution

AN - SCOPUS:77951474980

SN - 9781424450343

SP - 57

EP - 60

BT - 2009 International SoC Design Conference, ISOCC 2009

ER -