High speed and throughput evaluation of SHA-1 hash function design with pipelining and unfolding transformation techniques

Shamsiah Binti Suhaili, Takahiro Watanabe, Norhuzaimin Julai

Research output: Contribution to journalArticle

Abstract

In recent years, designing of SHA-1 hash function has become popular because it was important in security design application. One of the applications of SHA-1 hash function was HMAC where the architecture of SHA-1 needed to be improved in terms of speed and throughput in order to obtain the high-performance design. The objective of this project was to design high speed and throughput evaluation of SHA-1 hash function based on a combination of pipelining and unfolding techniques. By using both techniques in designing the architecture of SHA-1 design, the speed of SHA-1 hash function can be increased significantly as well as throughput of the design. In this paper, five proposed SHA-1 architectures were designed with different stages of pipelining such as 1, 4 and 40 stages. The results showed the high-speed design of SHA-1 design can be obtained by using 40 stages pipelining with unfolding factor two. This design provided a high-speed implementation with maximum frequency of 308.17 MHz on Arria II GX and 458.59 MHz on Virtex 5 XC5VLX50T. Furthermore, the throughput of the design also increased about 150.269 Gbps and 223.618 Gbps on Arria II GX and Virtex 5 XC5VLX50T respectively. Thus, high-speed design of SHA-1 hash function was successfully obtained which can give benefit to society especially in security system data transmission and other types of hash functions.

Original languageEnglish
Pages (from-to)19-22
Number of pages4
JournalJournal of Telecommunication, Electronic and Computer Engineering
Volume9
Issue number3-10
Publication statusPublished - 2017 Jan 1

Fingerprint

Hash functions
Throughput
Security systems
Data communication systems

Keywords

  • FPGA
  • Pipelining
  • SHA-1 hash function
  • Unfolding transformation

ASJC Scopus subject areas

  • Hardware and Architecture
  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Cite this

High speed and throughput evaluation of SHA-1 hash function design with pipelining and unfolding transformation techniques. / Suhaili, Shamsiah Binti; Watanabe, Takahiro; Julai, Norhuzaimin.

In: Journal of Telecommunication, Electronic and Computer Engineering, Vol. 9, No. 3-10, 01.01.2017, p. 19-22.

Research output: Contribution to journalArticle

@article{67eec349ff8a4b0784d0a78b6b67eabf,
title = "High speed and throughput evaluation of SHA-1 hash function design with pipelining and unfolding transformation techniques",
abstract = "In recent years, designing of SHA-1 hash function has become popular because it was important in security design application. One of the applications of SHA-1 hash function was HMAC where the architecture of SHA-1 needed to be improved in terms of speed and throughput in order to obtain the high-performance design. The objective of this project was to design high speed and throughput evaluation of SHA-1 hash function based on a combination of pipelining and unfolding techniques. By using both techniques in designing the architecture of SHA-1 design, the speed of SHA-1 hash function can be increased significantly as well as throughput of the design. In this paper, five proposed SHA-1 architectures were designed with different stages of pipelining such as 1, 4 and 40 stages. The results showed the high-speed design of SHA-1 design can be obtained by using 40 stages pipelining with unfolding factor two. This design provided a high-speed implementation with maximum frequency of 308.17 MHz on Arria II GX and 458.59 MHz on Virtex 5 XC5VLX50T. Furthermore, the throughput of the design also increased about 150.269 Gbps and 223.618 Gbps on Arria II GX and Virtex 5 XC5VLX50T respectively. Thus, high-speed design of SHA-1 hash function was successfully obtained which can give benefit to society especially in security system data transmission and other types of hash functions.",
keywords = "FPGA, Pipelining, SHA-1 hash function, Unfolding transformation",
author = "Suhaili, {Shamsiah Binti} and Takahiro Watanabe and Norhuzaimin Julai",
year = "2017",
month = "1",
day = "1",
language = "English",
volume = "9",
pages = "19--22",
journal = "Journal of Telecommunication, Electronic and Computer Engineering",
issn = "2180-1843",
publisher = "Universiti Teknikal Malaysia Melaka",
number = "3-10",

}

TY - JOUR

T1 - High speed and throughput evaluation of SHA-1 hash function design with pipelining and unfolding transformation techniques

AU - Suhaili, Shamsiah Binti

AU - Watanabe, Takahiro

AU - Julai, Norhuzaimin

PY - 2017/1/1

Y1 - 2017/1/1

N2 - In recent years, designing of SHA-1 hash function has become popular because it was important in security design application. One of the applications of SHA-1 hash function was HMAC where the architecture of SHA-1 needed to be improved in terms of speed and throughput in order to obtain the high-performance design. The objective of this project was to design high speed and throughput evaluation of SHA-1 hash function based on a combination of pipelining and unfolding techniques. By using both techniques in designing the architecture of SHA-1 design, the speed of SHA-1 hash function can be increased significantly as well as throughput of the design. In this paper, five proposed SHA-1 architectures were designed with different stages of pipelining such as 1, 4 and 40 stages. The results showed the high-speed design of SHA-1 design can be obtained by using 40 stages pipelining with unfolding factor two. This design provided a high-speed implementation with maximum frequency of 308.17 MHz on Arria II GX and 458.59 MHz on Virtex 5 XC5VLX50T. Furthermore, the throughput of the design also increased about 150.269 Gbps and 223.618 Gbps on Arria II GX and Virtex 5 XC5VLX50T respectively. Thus, high-speed design of SHA-1 hash function was successfully obtained which can give benefit to society especially in security system data transmission and other types of hash functions.

AB - In recent years, designing of SHA-1 hash function has become popular because it was important in security design application. One of the applications of SHA-1 hash function was HMAC where the architecture of SHA-1 needed to be improved in terms of speed and throughput in order to obtain the high-performance design. The objective of this project was to design high speed and throughput evaluation of SHA-1 hash function based on a combination of pipelining and unfolding techniques. By using both techniques in designing the architecture of SHA-1 design, the speed of SHA-1 hash function can be increased significantly as well as throughput of the design. In this paper, five proposed SHA-1 architectures were designed with different stages of pipelining such as 1, 4 and 40 stages. The results showed the high-speed design of SHA-1 design can be obtained by using 40 stages pipelining with unfolding factor two. This design provided a high-speed implementation with maximum frequency of 308.17 MHz on Arria II GX and 458.59 MHz on Virtex 5 XC5VLX50T. Furthermore, the throughput of the design also increased about 150.269 Gbps and 223.618 Gbps on Arria II GX and Virtex 5 XC5VLX50T respectively. Thus, high-speed design of SHA-1 hash function was successfully obtained which can give benefit to society especially in security system data transmission and other types of hash functions.

KW - FPGA

KW - Pipelining

KW - SHA-1 hash function

KW - Unfolding transformation

UR - http://www.scopus.com/inward/record.url?scp=85041733997&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85041733997&partnerID=8YFLogxK

M3 - Article

VL - 9

SP - 19

EP - 22

JO - Journal of Telecommunication, Electronic and Computer Engineering

JF - Journal of Telecommunication, Electronic and Computer Engineering

SN - 2180-1843

IS - 3-10

ER -