High speed large capacity inverter for power system apparatus

Akira Nakamori, Naoya Eguchi, Yoske Nakanishi

Research output: Chapter in Book/Report/Conference proceeding › Chapter

10 Citations (Scopus)

Abstract

A large capacity inverter for power system apparatus is developed for simultaneously implementing inverter loss reduction, harmonic reduction, and system disturbance control. The inverter consists of a hybrid inverter of a GTO inverter and an insulated gate bipolar transistor inverter. The main circuit configuration of the hybrid inverter is presented and the inverter control system is outlined. The capabilities of the inverter are demonstrated by computer simulation and the harmonic characteristics in steady state and transient characteristics of system voltage dip are analyzed.

Original languageEnglish
Title of host publicationProceedings of the IEEE Conference on Decision and Control
Editors Anon
Pages4472-4473
Number of pages2
Publication statusPublished - 1996 Dec 1
Externally publishedYes
EventProceedings of the 35th IEEE Conference on Decision and Control. Part 4 (of 4) - Kobe, Jpn
Duration: 1996 Dec 11 → 1996 Dec 13

Publication series

NameProceedings of the IEEE Conference on Decision and Control
Volume4
ISSN (Print)0191-2216

Other

OtherProceedings of the 35th IEEE Conference on Decision and Control. Part 4 (of 4)
CityKobe, Jpn
Period96/12/11 → 96/12/13

ASJC Scopus subject areas

  • Control and Systems Engineering
  • Modelling and Simulation
  • Control and Optimization

Fingerprint Dive into the research topics of 'High speed large capacity inverter for power system apparatus'. Together they form a unique fingerprint.

Cite this