High speed page mode sensing scheme for EPROM's and flash EEPROM's using divided bit line architecture

Yasushi Terada, Takeshi Nakayama, Kazuo Kobayashi, Masanori Hayashikoshi, Shin ichi Kobayashi, Yoshikazu Miyawaki, Natsuo Ajika, Hideaki Arima, Tsutomu Yoshihara

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

A novel high-speed page mode sense scheme for EPROMs and flash EEPROMs has been developed. A divided bit line architecture makes it possible to adopt a folded bit line architecture in which sense amplifiers are located at the end of the bit lines. Dynamic sensing avoids the soft write problem by reducing bit line voltage and the current flow through the memory cell. An experimental 1-Mb flash EEPROM using a 0.6-μm design rule has been designed. Simulated results show that a high-speed address access time of 60 ns and a page mode access time of 15 ns can be achieved.

Original languageEnglish
Title of host publication90 Symp VLSI Circuits
Place of PublicationPiscataway, NJ, United States
PublisherPubl by IEEE
Pages97-98
Number of pages2
Publication statusPublished - 1990
Externally publishedYes
Event1990 Symposium on VLSI Circuits - Honolulu, HI, USA
Duration: 1990 Jun 71990 Jun 9

Other

Other1990 Symposium on VLSI Circuits
CityHonolulu, HI, USA
Period90/6/790/6/9

Fingerprint

Data storage equipment
Electric potential

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Terada, Y., Nakayama, T., Kobayashi, K., Hayashikoshi, M., Kobayashi, S. I., Miyawaki, Y., ... Yoshihara, T. (1990). High speed page mode sensing scheme for EPROM's and flash EEPROM's using divided bit line architecture. In 90 Symp VLSI Circuits (pp. 97-98). Piscataway, NJ, United States: Publ by IEEE.

High speed page mode sensing scheme for EPROM's and flash EEPROM's using divided bit line architecture. / Terada, Yasushi; Nakayama, Takeshi; Kobayashi, Kazuo; Hayashikoshi, Masanori; Kobayashi, Shin ichi; Miyawaki, Yoshikazu; Ajika, Natsuo; Arima, Hideaki; Yoshihara, Tsutomu.

90 Symp VLSI Circuits. Piscataway, NJ, United States : Publ by IEEE, 1990. p. 97-98.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Terada, Y, Nakayama, T, Kobayashi, K, Hayashikoshi, M, Kobayashi, SI, Miyawaki, Y, Ajika, N, Arima, H & Yoshihara, T 1990, High speed page mode sensing scheme for EPROM's and flash EEPROM's using divided bit line architecture. in 90 Symp VLSI Circuits. Publ by IEEE, Piscataway, NJ, United States, pp. 97-98, 1990 Symposium on VLSI Circuits, Honolulu, HI, USA, 90/6/7.
Terada Y, Nakayama T, Kobayashi K, Hayashikoshi M, Kobayashi SI, Miyawaki Y et al. High speed page mode sensing scheme for EPROM's and flash EEPROM's using divided bit line architecture. In 90 Symp VLSI Circuits. Piscataway, NJ, United States: Publ by IEEE. 1990. p. 97-98
Terada, Yasushi ; Nakayama, Takeshi ; Kobayashi, Kazuo ; Hayashikoshi, Masanori ; Kobayashi, Shin ichi ; Miyawaki, Yoshikazu ; Ajika, Natsuo ; Arima, Hideaki ; Yoshihara, Tsutomu. / High speed page mode sensing scheme for EPROM's and flash EEPROM's using divided bit line architecture. 90 Symp VLSI Circuits. Piscataway, NJ, United States : Publ by IEEE, 1990. pp. 97-98
@inproceedings{6df1090faa82450f8740e4f261f77e4e,
title = "High speed page mode sensing scheme for EPROM's and flash EEPROM's using divided bit line architecture",
abstract = "A novel high-speed page mode sense scheme for EPROMs and flash EEPROMs has been developed. A divided bit line architecture makes it possible to adopt a folded bit line architecture in which sense amplifiers are located at the end of the bit lines. Dynamic sensing avoids the soft write problem by reducing bit line voltage and the current flow through the memory cell. An experimental 1-Mb flash EEPROM using a 0.6-μm design rule has been designed. Simulated results show that a high-speed address access time of 60 ns and a page mode access time of 15 ns can be achieved.",
author = "Yasushi Terada and Takeshi Nakayama and Kazuo Kobayashi and Masanori Hayashikoshi and Kobayashi, {Shin ichi} and Yoshikazu Miyawaki and Natsuo Ajika and Hideaki Arima and Tsutomu Yoshihara",
year = "1990",
language = "English",
pages = "97--98",
booktitle = "90 Symp VLSI Circuits",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - High speed page mode sensing scheme for EPROM's and flash EEPROM's using divided bit line architecture

AU - Terada, Yasushi

AU - Nakayama, Takeshi

AU - Kobayashi, Kazuo

AU - Hayashikoshi, Masanori

AU - Kobayashi, Shin ichi

AU - Miyawaki, Yoshikazu

AU - Ajika, Natsuo

AU - Arima, Hideaki

AU - Yoshihara, Tsutomu

PY - 1990

Y1 - 1990

N2 - A novel high-speed page mode sense scheme for EPROMs and flash EEPROMs has been developed. A divided bit line architecture makes it possible to adopt a folded bit line architecture in which sense amplifiers are located at the end of the bit lines. Dynamic sensing avoids the soft write problem by reducing bit line voltage and the current flow through the memory cell. An experimental 1-Mb flash EEPROM using a 0.6-μm design rule has been designed. Simulated results show that a high-speed address access time of 60 ns and a page mode access time of 15 ns can be achieved.

AB - A novel high-speed page mode sense scheme for EPROMs and flash EEPROMs has been developed. A divided bit line architecture makes it possible to adopt a folded bit line architecture in which sense amplifiers are located at the end of the bit lines. Dynamic sensing avoids the soft write problem by reducing bit line voltage and the current flow through the memory cell. An experimental 1-Mb flash EEPROM using a 0.6-μm design rule has been designed. Simulated results show that a high-speed address access time of 60 ns and a page mode access time of 15 ns can be achieved.

UR - http://www.scopus.com/inward/record.url?scp=0025559292&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0025559292&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0025559292

SP - 97

EP - 98

BT - 90 Symp VLSI Circuits

PB - Publ by IEEE

CY - Piscataway, NJ, United States

ER -