High-speed parallel sensing architecture for multi-megabit flash E2PROM's

Kazuo Kobayashi, Takeshi Nakayama, Yoshikazu Miyawaki, Masanori Hayashikoshi, Yasushi Terada, Tsutomu Yoshihara

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

A high-speed parallel sensing architecture for high-density 5-V-only flash E2PROMs is described. A source-biasing technique enhances the cell current while minimizing the read disturbance problem. Flip-flop-type differential sense amplifiers are arranged between every two pairs of bit lines, so that half the memory cells on the same work line are sensed simultaneously. Self-time dynamic sensing was developed for high speed and stable sensing and also decreased read disturbance and operating current. Simulated results show that a sub-10-μA cell current is successfully sensed in 40 ns. In the program mode, the differential amplifier acts as a column latch, which substantially reduces the chip size.

Original languageEnglish
Pages (from-to)79-83
Number of pages5
JournalIEEE Journal of Solid-State Circuits
Volume25
Issue number1
DOIs
Publication statusPublished - 1990 Feb
Externally publishedYes

Fingerprint

Flip flop circuits
Differential amplifiers
Data storage equipment

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Kobayashi, K., Nakayama, T., Miyawaki, Y., Hayashikoshi, M., Terada, Y., & Yoshihara, T. (1990). High-speed parallel sensing architecture for multi-megabit flash E2PROM's. IEEE Journal of Solid-State Circuits, 25(1), 79-83. https://doi.org/10.1109/4.50288

High-speed parallel sensing architecture for multi-megabit flash E2PROM's. / Kobayashi, Kazuo; Nakayama, Takeshi; Miyawaki, Yoshikazu; Hayashikoshi, Masanori; Terada, Yasushi; Yoshihara, Tsutomu.

In: IEEE Journal of Solid-State Circuits, Vol. 25, No. 1, 02.1990, p. 79-83.

Research output: Contribution to journalArticle

Kobayashi, K, Nakayama, T, Miyawaki, Y, Hayashikoshi, M, Terada, Y & Yoshihara, T 1990, 'High-speed parallel sensing architecture for multi-megabit flash E2PROM's', IEEE Journal of Solid-State Circuits, vol. 25, no. 1, pp. 79-83. https://doi.org/10.1109/4.50288
Kobayashi K, Nakayama T, Miyawaki Y, Hayashikoshi M, Terada Y, Yoshihara T. High-speed parallel sensing architecture for multi-megabit flash E2PROM's. IEEE Journal of Solid-State Circuits. 1990 Feb;25(1):79-83. https://doi.org/10.1109/4.50288
Kobayashi, Kazuo ; Nakayama, Takeshi ; Miyawaki, Yoshikazu ; Hayashikoshi, Masanori ; Terada, Yasushi ; Yoshihara, Tsutomu. / High-speed parallel sensing architecture for multi-megabit flash E2PROM's. In: IEEE Journal of Solid-State Circuits. 1990 ; Vol. 25, No. 1. pp. 79-83.
@article{a8e2b24f6ee740e79765f1502faa0c4e,
title = "High-speed parallel sensing architecture for multi-megabit flash E2PROM's",
abstract = "A high-speed parallel sensing architecture for high-density 5-V-only flash E2PROMs is described. A source-biasing technique enhances the cell current while minimizing the read disturbance problem. Flip-flop-type differential sense amplifiers are arranged between every two pairs of bit lines, so that half the memory cells on the same work line are sensed simultaneously. Self-time dynamic sensing was developed for high speed and stable sensing and also decreased read disturbance and operating current. Simulated results show that a sub-10-μA cell current is successfully sensed in 40 ns. In the program mode, the differential amplifier acts as a column latch, which substantially reduces the chip size.",
author = "Kazuo Kobayashi and Takeshi Nakayama and Yoshikazu Miyawaki and Masanori Hayashikoshi and Yasushi Terada and Tsutomu Yoshihara",
year = "1990",
month = "2",
doi = "10.1109/4.50288",
language = "English",
volume = "25",
pages = "79--83",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

TY - JOUR

T1 - High-speed parallel sensing architecture for multi-megabit flash E2PROM's

AU - Kobayashi, Kazuo

AU - Nakayama, Takeshi

AU - Miyawaki, Yoshikazu

AU - Hayashikoshi, Masanori

AU - Terada, Yasushi

AU - Yoshihara, Tsutomu

PY - 1990/2

Y1 - 1990/2

N2 - A high-speed parallel sensing architecture for high-density 5-V-only flash E2PROMs is described. A source-biasing technique enhances the cell current while minimizing the read disturbance problem. Flip-flop-type differential sense amplifiers are arranged between every two pairs of bit lines, so that half the memory cells on the same work line are sensed simultaneously. Self-time dynamic sensing was developed for high speed and stable sensing and also decreased read disturbance and operating current. Simulated results show that a sub-10-μA cell current is successfully sensed in 40 ns. In the program mode, the differential amplifier acts as a column latch, which substantially reduces the chip size.

AB - A high-speed parallel sensing architecture for high-density 5-V-only flash E2PROMs is described. A source-biasing technique enhances the cell current while minimizing the read disturbance problem. Flip-flop-type differential sense amplifiers are arranged between every two pairs of bit lines, so that half the memory cells on the same work line are sensed simultaneously. Self-time dynamic sensing was developed for high speed and stable sensing and also decreased read disturbance and operating current. Simulated results show that a sub-10-μA cell current is successfully sensed in 40 ns. In the program mode, the differential amplifier acts as a column latch, which substantially reduces the chip size.

UR - http://www.scopus.com/inward/record.url?scp=0025387933&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0025387933&partnerID=8YFLogxK

U2 - 10.1109/4.50288

DO - 10.1109/4.50288

M3 - Article

AN - SCOPUS:0025387933

VL - 25

SP - 79

EP - 83

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 1

ER -