Highly flexible row and column redundancy and cycle time adaptive read data path for double data rate synchronous memories

Kiyohiro Furutani, Takeshi Hamamoto, Takeo Miki, Masaya Nakano, Takashi Kono, Shigeru Kikuda, Yasuhiro Konishi, Tsutomu Yoshihara

    Research output: Contribution to journalArticle

    1 Citation (Scopus)

    Abstract

    This paper describes two circuit techniques useful for the design of high density and high speed low cost double data rate memories. One is a highly flexible row and column redundancy circuit which allows the division of flexible row redundancy unit into multiple column redundancy unit for higher flexibility, with a new test mode circuit which enables the use of the finer pitch laser fuse. Another is a compact read data path which allows the smooth data flow without wait time in the high frequency operation with less area penalty. These circuit techniques achieved the compact chip size with the cell efficiency of 60.6% and the high band-width of 400 MHz operation with CL=2.5.

    Original languageEnglish
    Pages (from-to)255-262
    Number of pages8
    JournalIEICE Transactions on Electronics
    VolumeE88-C
    Issue number2
    Publication statusPublished - 2005

    Fingerprint

    Redundancy
    Data storage equipment
    Networks (circuits)
    Electric fuses
    Bandwidth
    Lasers
    Costs

    Keywords

    • DRAM
    • High density
    • High speed
    • Redundancy

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering

    Cite this

    Furutani, K., Hamamoto, T., Miki, T., Nakano, M., Kono, T., Kikuda, S., ... Yoshihara, T. (2005). Highly flexible row and column redundancy and cycle time adaptive read data path for double data rate synchronous memories. IEICE Transactions on Electronics, E88-C(2), 255-262.

    Highly flexible row and column redundancy and cycle time adaptive read data path for double data rate synchronous memories. / Furutani, Kiyohiro; Hamamoto, Takeshi; Miki, Takeo; Nakano, Masaya; Kono, Takashi; Kikuda, Shigeru; Konishi, Yasuhiro; Yoshihara, Tsutomu.

    In: IEICE Transactions on Electronics, Vol. E88-C, No. 2, 2005, p. 255-262.

    Research output: Contribution to journalArticle

    Furutani, K, Hamamoto, T, Miki, T, Nakano, M, Kono, T, Kikuda, S, Konishi, Y & Yoshihara, T 2005, 'Highly flexible row and column redundancy and cycle time adaptive read data path for double data rate synchronous memories', IEICE Transactions on Electronics, vol. E88-C, no. 2, pp. 255-262.
    Furutani, Kiyohiro ; Hamamoto, Takeshi ; Miki, Takeo ; Nakano, Masaya ; Kono, Takashi ; Kikuda, Shigeru ; Konishi, Yasuhiro ; Yoshihara, Tsutomu. / Highly flexible row and column redundancy and cycle time adaptive read data path for double data rate synchronous memories. In: IEICE Transactions on Electronics. 2005 ; Vol. E88-C, No. 2. pp. 255-262.
    @article{d504f2f4f0ce4cdf95568af2251777b6,
    title = "Highly flexible row and column redundancy and cycle time adaptive read data path for double data rate synchronous memories",
    abstract = "This paper describes two circuit techniques useful for the design of high density and high speed low cost double data rate memories. One is a highly flexible row and column redundancy circuit which allows the division of flexible row redundancy unit into multiple column redundancy unit for higher flexibility, with a new test mode circuit which enables the use of the finer pitch laser fuse. Another is a compact read data path which allows the smooth data flow without wait time in the high frequency operation with less area penalty. These circuit techniques achieved the compact chip size with the cell efficiency of 60.6{\%} and the high band-width of 400 MHz operation with CL=2.5.",
    keywords = "DRAM, High density, High speed, Redundancy",
    author = "Kiyohiro Furutani and Takeshi Hamamoto and Takeo Miki and Masaya Nakano and Takashi Kono and Shigeru Kikuda and Yasuhiro Konishi and Tsutomu Yoshihara",
    year = "2005",
    language = "English",
    volume = "E88-C",
    pages = "255--262",
    journal = "IEICE Transactions on Electronics",
    issn = "0916-8524",
    publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
    number = "2",

    }

    TY - JOUR

    T1 - Highly flexible row and column redundancy and cycle time adaptive read data path for double data rate synchronous memories

    AU - Furutani, Kiyohiro

    AU - Hamamoto, Takeshi

    AU - Miki, Takeo

    AU - Nakano, Masaya

    AU - Kono, Takashi

    AU - Kikuda, Shigeru

    AU - Konishi, Yasuhiro

    AU - Yoshihara, Tsutomu

    PY - 2005

    Y1 - 2005

    N2 - This paper describes two circuit techniques useful for the design of high density and high speed low cost double data rate memories. One is a highly flexible row and column redundancy circuit which allows the division of flexible row redundancy unit into multiple column redundancy unit for higher flexibility, with a new test mode circuit which enables the use of the finer pitch laser fuse. Another is a compact read data path which allows the smooth data flow without wait time in the high frequency operation with less area penalty. These circuit techniques achieved the compact chip size with the cell efficiency of 60.6% and the high band-width of 400 MHz operation with CL=2.5.

    AB - This paper describes two circuit techniques useful for the design of high density and high speed low cost double data rate memories. One is a highly flexible row and column redundancy circuit which allows the division of flexible row redundancy unit into multiple column redundancy unit for higher flexibility, with a new test mode circuit which enables the use of the finer pitch laser fuse. Another is a compact read data path which allows the smooth data flow without wait time in the high frequency operation with less area penalty. These circuit techniques achieved the compact chip size with the cell efficiency of 60.6% and the high band-width of 400 MHz operation with CL=2.5.

    KW - DRAM

    KW - High density

    KW - High speed

    KW - Redundancy

    UR - http://www.scopus.com/inward/record.url?scp=24144472331&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=24144472331&partnerID=8YFLogxK

    M3 - Article

    AN - SCOPUS:24144472331

    VL - E88-C

    SP - 255

    EP - 262

    JO - IEICE Transactions on Electronics

    JF - IEICE Transactions on Electronics

    SN - 0916-8524

    IS - 2

    ER -